Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1997-08-04
1999-10-19
Tu, Trinh L.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714728, 714741, G01R 3128
Patent
active
059681950
ABSTRACT:
In a failure section estimating apparatus for a sequential circuit, when it is determined that the failure section is positioned in the current stage combination circuit, an input vector estimating section estimates input vectors each of which sets to a failure state, at least a predetermined output section as a failure output section of an output boundary of a current stage combination circuit of the sequential circuit. A failure output propagation path determining section determines a failure output propagation region in the current stage combination circuit for each of the estimated input vectors to be applied to an input boundary of the current stage combination circuit. The failure output propagation region represents connection paths between the failure output section and input sections of the input boundary to which the failure output section is indirectly connected. A detecting section detects incorrect output sections which represent normal outputs when a test vector is applied to the sequential circuit and incorrect outputs when the each estimated input vector is applied to the input boundary. An incorrect output propagation path determining section determines an incorrect output propagation region for each of the incorrect output sections. The incorrect output propagation region represents connection paths between the each incorrect output section and input sections of the input boundary to which the each incorrect output section is indirectly connected. A failure section estimating section estimates a failure section from the failure output propagation region and the incorrect output propagation region for the each estimated input vector.
REFERENCES:
patent: 4855670 (1989-08-01), Green
patent: 4937765 (1990-06-01), Shupe et al.
patent: 5633813 (1997-05-01), Srinivasan
patent: 5640403 (1997-06-01), Ishiyama et al.
NEC Corporation
Tu Trinh L.
LandOfFree
Estimation of failure section region with small simulation calcu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Estimation of failure section region with small simulation calcu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Estimation of failure section region with small simulation calcu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2050324