Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent
1995-02-13
1996-10-08
Westin, Edward P.
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
361 56, 361 91, 361212, 257360, H02H 904, H01L 2362
Patent
active
055635253
ABSTRACT:
An FET is connected between ground and a pad to be protected from an ESD voltage, and when an ESD voltage appears at the pad the drain-channel junction breaks down and produces hole-electron pairs that turn on a parasitic bipolar transistor which clamps the voltage at the pad. A resistor connects the gate of the FET to ground. As the ESD voltage rises at the pad, the gate to drain capacitance charges in circuit with the resistor. The voltage across the gate oxide rises slowly enough that the FET is enabled to produce hole-electron pairs for turning on the bipolar transistor before the oxide voltage has reached a value that might damage the gate oxide.
REFERENCES:
patent: 3667009 (1972-05-01), Rugg
patent: 3746946 (1973-07-01), Clark
patent: 3777216 (1973-12-01), Armstrong
patent: 3819952 (1974-06-01), Enomoto et al.
patent: 4143391 (1979-03-01), Suzuki et al.
patent: 4423431 (1983-12-01), Sasaki
patent: 4527213 (1985-07-01), Ariizumi
patent: 5157573 (1992-10-01), Lee et al.
patent: 5212618 (1993-05-01), O'Neill et al.
patent: 5270265 (1993-12-01), Lee et al.
patent: 5477407 (1995-12-01), Kobayashi et al.
Weste et al.; "Principles of CMOS VLSI Design, A Systems Perspective", .COPYRGT.1985, by AT&T Bell Laboratories and Kamran Eshraghian; p. 59.
Weste et al.; "Principles of CMOS VLSI Design, A Systems Perspective"; .COPYRGT. 1985 by AT&T Bell Laboratorires, Inc. and Kamran Eshraghian; p. 58.
Driscoll Benjamin D.
Robertson William S.
Saile George O.
Taiwan Semiconductor Manufacturing Company Ltd
Westin Edward P.
LandOfFree
ESD protection device with FET circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ESD protection device with FET circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection device with FET circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-60145