Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent
1995-02-13
1996-10-15
Westin, Edward P.
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
361 56, 361 91, 361212, 257360, H02H 904, H01L 2362
Patent
active
055657907
ABSTRACT:
An improved ESD protection circuit of the type having a field transistor connected as a clamp between ground and a pad to be protected and an FET trigger circuit that is connected between ground and a node where the protected circuits are connected. A resistor interconnects the pad and the node. The trigger FET turns on when a high ESD voltage causes avalanche breakdown and charge carriers from the trigger FET turn on the field transistor clamp. Before the field transistor clamp turns on, oxide breakdown in the gate oxide of the FET occurs. A resistor is connected between the gate electrode and ground to limit the current through the oxide during the time for the avalanche to develop and for the clamp to turn on.
REFERENCES:
patent: 3746946 (1973-07-01), Clark
patent: 3777216 (1973-12-01), Armstrong
patent: 3819952 (1974-06-01), Enomoto et al.
patent: 4423421 (1983-12-01), Sasaki
patent: 4527213 (1985-07-01), Ariizumi
patent: 5157573 (1992-10-01), Lee et al.
patent: 5212618 (1993-05-01), O'Neill et al.
patent: 5477407 (1995-12-01), Kobayashi et al.
Weste et al.; "Principles of CMOS VLSI Design, A Systems Perspective"; .COPYRGT.1985 by AT&T Bell Laboratories, Inc. and Kamran Eshraghian; pp. 58 and 59.
Driscoll Benjamin D.
Robertson William S.
Saile George O.
Taiwan Semiconductor Manufacturing Company Ltd
Westin Edward P.
LandOfFree
ESD protection circuit with field transistor clamp and resistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ESD protection circuit with field transistor clamp and resistor , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ESD protection circuit with field transistor clamp and resistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1249199