Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
1998-03-20
2001-04-10
Lefkowitz, Sumati (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C714S043000
Reexamination Certificate
active
06216189
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to a system including two or more bus masters and a bus arbitrator for receiving requests for bus use of the bus masters to arbitrate the bus use, and more particularly, relates to an error master detector of a bus master for detecting a corresponding bus cycle error generated by the system.
2. Related Art
Computer systems and data processing systems typically use more than one bus for providing intercommunication between all internal electronic chips and other system devices such as a central processing unit (CPU), memory devices, and direct memory access (DMA) controllers that are connected to the bus. For example, a system bus is provided for system bus devices such as the DMA controller or the input/output (I/O) devices to communicate with the system memory via the memory controller. One type of system bus which has gained wide industry acceptance is the industry standard architecture (ISA) bus. Similarly, a local bus is provided for the CPU to communicate with cache memory or memory controller. An example of a local bus is a peripheral component interconnect (PCI) bus which serves as a parallel data path in addition to an ISA bus.
Typically, each standard bus has many devices attached thereto that serve as bus masters for processing data independently from the bus or other devices. A standard bus arbitrates the use of a bus regardless of a current bus cycle when another bus master requires the bus use during a bus cycle for transferring data. That is, in the standard bus, a data transfer cycle and an arbitration cycle overlap. When the arbitration cycle and the data transfer cycle are separately performed, bus occupying time of the bus master is reduced to increase performance of a system.
Bus errors which occur on a bus where the bus arbitration cycle and the data transfer cycle overlap, are classified into response errors, bus timeout errors and parity errors. Contemporary techniques for detecting bus errors and error recovery are disclosed, for example, U.S. Pat. No. 4,785,453 for
High Level Self
-
Checking Intelligent I/O Controller
issued to Chandran et al., U.S. Pat. No. 4,855,234 for
Method And Apparatus For Error Recovery In A Multibus Computer System
issued to Hartwell et al., U.S. Pat. No. 5,313,627 for
Parity Error Detection And Recovery
issued to Amini et al., U.S. Pat. No. 5,499,346 for
Bus
-
To
-
Bus Bridge For A Multiple Bits Information Handling System That Optimizes Data Transfers Between A System Bus And A Peripheral Bus
issued to Amini et al., U.S. Pat. No. 5,511,164 for
Method And Apparatus For Determining The Source And Nature Of An Error Within A Computer System
issued to Brunmeier et al., U.S. Pat. No. 5,537,535 for
Multi
-
CPU System Having Fault Monitoring Facility
issued to Maruyama et al., U.S. Pat. No. 5,588,112 for
DMA Controller For Memory Scrubbing
issued to Dearth et al., and U.S. Pat. No. 5,680,537 for
Method And Apparatus For Isolating An Error Within A Computer System That Transfers Data Via An Interface Device
issued to Byers et al. Generally, when a bus error occurs, the error type is recorded in a predetermined register, i.e., a status register, and the bus error is announced to a processor using an interrupt. In addition, a bus request signal or a bus grant signal of a bus master (error master) where an error occurs are cleared when the bus cycle begins, and the bus request signal or the bus grant signal driven by another bus master is active, i.e., a time difference occurs between the bus grant state and the actual bus. As I have observed, however, only the fact that the error occurred is announced. The bus cycle of a bus master where the error occurred is not announced. Therefore, it is impossible to rapidly repair or recover the bus master causing the bus error.
SUMMARY OF THE INVENTION
Accordingly, it is therefore an object of the present invention to provide an error master detector for detecting a bus master where an error occurs for rapid recovery.
It is also an object to provide an error master detector for storing the bus uses after an error occurs and detecting a bus master where an error occurs in order to rapidly and exactly inform a system controller of bus error generation.
These and other objects of the present invention can be achieved by an error master detector in a system having at least two bus masters which request bus use and a bus arbitrator for receiving the bus use requests of the bus masters to arbitrate the bus use. The error master detector includes a bus grant signal synchronizer for latching bus grant signals generated from the bus arbitrator in accordance with a predetermined bus clock, when the bus grant of the bus master is received from the bus arbitrator; a latch clock generator for generating a latch clock by combining the bus grant signals and synchronous signals provided from the bus grant signal synchronizer to latch bus master information; a first latch unit for latching the synchronous signals from the bus grant signal synchronizer in accordance with the latch clock, and clearing first latched values when the bus cycle is normally finished; a second latch unit for latching first latched values in accordance with the latch clock, and clearing second latched values when the bus cycle is normally finished; a master information selector for selecting the first latched values when the second latch unit has no latched bus master information, and selecting the second latched values when the second latch unit has the latched master information; and an error master storage unit for storing data selected from the master information selector when the bus cycle error occurs
REFERENCES:
patent: 4503535 (1985-03-01), Budde et al.
patent: 4627054 (1986-12-01), Cooper et al.
patent: 4785453 (1988-11-01), Chandran et al.
patent: 4858234 (1989-08-01), Hartwell et al.
patent: 4870704 (1989-09-01), Matelan et al.
patent: 5059552 (1991-10-01), Harder et al.
patent: 5313627 (1994-05-01), Amini et al.
patent: 5499346 (1996-03-01), Amini et al.
patent: 5511164 (1996-04-01), Brumeierk et al.
patent: 5537535 (1996-07-01), Maruyama et al.
patent: 5588112 (1996-12-01), Dearth et al.
patent: 5680537 (1997-10-01), Byers et al.
patent: 5724528 (1998-03-01), Kulik et al.
patent: 6141769 (2000-10-01), Petivan et al.
Bushnell , Esq. Robert E.
Lefkowitz Sumati
Samsung Electronics Co,. Ltd.
LandOfFree
Error master detector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error master detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error master detector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2500011