Error correction apparatus for performing consecutive...

Details Error correction apparatus for performing consecutive... Error correction apparatus for performing consecutive...

2006-11-28

2006-11-28

Decady, Albert (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S799000

Reexamination Certificate

active

07143331

ABSTRACT:
An error correction apparatus for performing an error correction process on digital data that is stored in a buffer memory and includes multiple code words. The device includes a memory access circuit for controlling reading and writing of the code words to the buffer memory. Operational circuits perform a syndrome calculation with each of the multiple code words read from the buffer memory. The memory access circuit consecutively reads the multiple code words from the buffer memory and distributes the code words to the operational circuits.

REFERENCES:
patent: 5612922 (1997-03-01), McLaury
patent: 5721860 (1998-02-01), Stolt et al.
patent: 6044484 (2000-03-01), Chung
patent: 6158038 (2000-12-01), Yamawaki et al.
patent: 6185629 (2001-02-01), Simpson et al.
patent: 6243845 (2001-06-01), Tsukamizu et al.
patent: 6332206 (2001-12-01), Nakatsuji et al.
patent: 6591349 (2003-07-01), Steinman et al.
patent: 6651208 (2003-11-01), Tran et al.
patent: 0939403 (1999-09-01), None

Affiliated with

Also associated with

Rating

Error correction apparatus for performing consecutive... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction apparatus for performing consecutive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction apparatus for performing consecutive... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3703323