Error control coding methods for memories with subline accesses

Details Error control coding methods for memories with subline accesses Error control coding methods for memories with subline accesses

2011-02-22

2011-02-22

Rizk, Sam (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S758000, C714S766000

Reexamination Certificate

active

07895502

ABSTRACT:
A two-level error control protocol detects errors on the subline level and corrects errors using the codeword for the entire line. This enables a system to read small pieces of coded data and check for errors before accepting them, and in case errors are detected, the whole codeword is read for error correction.

REFERENCES:
patent: 4951284 (1990-08-01), Abdel-Ghaffar et al.
patent: 6275965 (2001-08-01), Cox et al.
patent: 6903887 (2005-06-01), Asano et al.
patent: 7409623 (2008-08-01), Baker et al.
patent: 7512864 (2009-03-01), Zeevi
patent: 7739576 (2010-06-01), Radke
patent: 2005/0058199 (2005-03-01), Zhao et al.
patent: 2007/0226592 (2007-09-01), Radke
Wolf, On Codes Derivable From the Tensor Product of Check Matrices, IEEE Transactions on Information Theory, Apr. 1965, pp. 281-284.
Maucher et al. On the Equivalence of Generalized Concatenated Codes and Generalized Error Location Codes, IEEE Transactions on Information Theory, vol. 46, No. 2, Mar. 2000, pp. 642-649.
Mario A. de Boer, Almost MDS Codes, Designs, Codes and Cryptography, 9, pp. 143-155 (1996).
Yves Edel et al. Lengthening and the Gilbert-Varshamov Bound, IEEE Transactions on Information Theory, Vo. 43, No. 3, May 1997, pp. 991992.
Arvind M. Patel, Two-Level Coding for Error Control in Magnetic Disk Storage Products, IBM J. Res. Develop. vol. 33, No. 4, Jul. 1989, pp. 470-484.
Khaled A.S. Abdel-Ghaffar et al., Multilevel Error-Control Codes for Data Storage Channels, IEEE Transactions on Information Theory, vol. 37, No. 3, May 1991, pp. 735-741.
Hassner et al., Integrated Interleaving—A Novel ECC Architecture, IEEE Transactions on Magnetics, vol. 37, No. 2, Mar. 2001, pp. 773-775.
Cilincse Office Action.

Affiliated with

Also associated with

Rating

Error control coding methods for memories with subline accesses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error control coding methods for memories with subline accesses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error control coding methods for memories with subline accesses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2619751