Enhanced DRAM with embedded registers

Details Enhanced DRAM with embedded registers Enhanced DRAM with embedded registers

2008-05-06

2008-05-06

McLean, Kimberly (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S106000, C711S104000, C711S111000, C711S113000, C365S189040, C365S189050, C365S230050

Reexamination Certificate

active

07370140

ABSTRACT:
An enhanced DRAM contains embedded row registers in the form of latches. The row registers are adjacent to the DRAM array, and when the DRAM comprises a group of subarrays, the row registers are located between DRAM subarrays. When used as on-chip cache, these registers hold frequently accessed data. This data corresponds to data stored in the DRAM at a particular address. When an address is supplied to the DRAM, it is compared to the address of the data stored in the cache. If the addresses are the same, then the cache data is read at SRAM speeds. The DRAM is decoupled from this read. The DRAM also remains idle during this cache read unless the system opts to precharge or refresh the DRAM. Refresh or precharge occur concurrently with the cache read. If the addresses are not the same, then the DRAM is accessed and the embedded register is reloaded with the data at that new DRAM address. Asynchronous operation of the DRAM is achieved by decoupling the row registers from the DRAM array, thus allowing the DRAM cells to be precharged or refreshed during a read of the row register.

REFERENCES:
patent: 4577293 (1986-03-01), Matick et al.
patent: 4608666 (1986-08-01), Uchida
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 4794559 (1988-12-01), Greeberger
patent: 4870622 (1989-09-01), Aria et al.
patent: 4894770 (1990-01-01), Ward et al.
patent: 4926385 (1990-05-01), Fujishima
patent: 4943944 (1990-07-01), Sakui et al.
patent: 4995001 (1991-02-01), Dawson
patent: 5025421 (1991-06-01), Cho
patent: 5111386 (1992-05-01), Fujishima et al.
patent: 5134616 (1992-07-01), Barth, Jr. et al.
patent: 5148346 (1992-09-01), Naab et al.
patent: 5179687 (1993-01-01), Hidaka et al.
patent: 5184320 (1993-02-01), Dye
patent: 5184325 (1993-02-01), Lipovski
patent: 5214610 (1993-05-01), Houston
patent: 5226009 (1993-07-01), Arimoto
patent: 5226139 (1993-07-01), Fujishima et al.
patent: 5226147 (1993-07-01), Fujishima et al.
patent: 5249282 (1993-09-01), Segers
patent: 5305280 (1994-04-01), Hayano
patent: 5329489 (1994-07-01), Diefendorff
patent: 5353427 (1994-10-01), Fujishima et al.
patent: 5359722 (1994-10-01), Chan et al.
patent: 5381370 (1995-01-01), Lacey et al.
patent: 5390308 (1995-02-01), Ware et al.
patent: 5404338 (1995-04-01), Murai et al.
patent: 5421000 (1995-05-01), Fortino et al.
patent: 5471601 (1995-11-01), Gonzales
patent: 5539696 (1996-07-01), Patel
patent: 5600605 (1997-02-01), Schaefer
patent: 5627791 (1997-05-01), Wright et al.
patent: 5636173 (1997-06-01), Schaefer
patent: 5652723 (1997-07-01), Dosoka et al.
patent: 5655105 (1997-08-01), McLaury
patent: 5666321 (1997-09-01), Schaefer
patent: 5673233 (1997-09-01), Wright et al.
patent: 41 18 804 (1991-12-01), None
patent: 60-258792 (1985-12-01), None
patent: 63-81692 (1988-04-01), None
patent: 1-159891 (1989-06-01), None
“DM 2202 EDRAM 1Mb×4 Enhanced Dynamic RAM—Product Review,” May 22, 1991, Ramtron, Colorado Springs, Colorado.
Sartore, “New Generation of Fast Enhanced DRAMS Replace Static RAM Caches in High-end PC Work Station” 1991.
Niijima et al, “QRAM—Quick Access Memory System”, IEEE International Conference, pp. 417-420, Sep. 17, 1990.
Bursky, “Combination DRAM-SRAM Removes Secondary Caches”, Electr. Design, vol. 40, No. 2, pp. 39-43, Jan. 23, 1992.
Goodman et al. “Use of Static Column RAM as a Memory Hierarchy,” 11thAnnual Symposium, IEEE, 1984, pp. 167-174.
Ohta et al., “A 1 MB DRAM with 33 MHz Serial I/O Ports”Digest of Technical Papers, 1986 IEEE, pp. 274-275 (1986).
Hitachi, “Multiport Video RAM,” Specification for parts HM53461 and HM 53462, pp. 30-33.
Dosaka et al., “A 100MHz 4Mb Cache DRAM with Fast Copy-back Scheme,”Digest of Technical Papers, 1992 IEEE International Solid-State Circuits Conference, p. 148-49 (Jun. 1992).

Affiliated with

Also associated with

Rating

Enhanced DRAM with embedded registers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Enhanced DRAM with embedded registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced DRAM with embedded registers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2816113