Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-08-31
2004-07-20
Quach, T. N. (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S253000, C438S386000, C438S637000, C438S638000, C438S652000
Reexamination Certificate
active
06764894
ABSTRACT:
BACKGROUND
This invention relates generally to memories that use phase-change materials.
Phase-change materials may exhibit at least two different states. The states may be called the amorphous and crystalline states. Transitions between these states may be selectively initiated in response to temperature changes. The states may be distinguished because the amorphous state generally exhibits higher resistivity than the crystalline state. The amorphous state involves a more disordered atomic structure and the crystalline state involves a more ordered atomic structure. Generally, any phase-change material may be utilized. In some embodiments, however, thin-film chalcogenide alloy materials may be particularly suitable.
The phase-change may be induced reversibly. Therefore, the memory may change from the amorphous to the crystalline state and may revert back to the amorphous state thereafter or vice versa. In effect, each memory cell may be thought of as a programmable resistor that reversibly changes between higher and lower resistance states.
In some situations, a cell may have a large number of states. That is, because each state may be distinguished by its resistance, a number of resistance determined states may be possible, allowing the storage of multiple bits of data in a single cell.
A variety of phase-change alloys are known. Generally, chalcogenide alloys contain one or more elements from column VI of the periodic table. One particularly suitable group of alloys are GeSbTe alloys.
A phase-change material may be formed within a passage or pore defined through a dielectric material. The phase-change material may be coupled to contacts on either end of the passage. State transitions may be induced by applying a current to heat the phase-change material.
An access device may be defined in the substrate of a semiconductor integrated circuit to activate an overlying phase-change material. Other phase-change memory components may also be integrated into the semiconductor substrate. Patterning features over integrated topography may adversely impact the underlying integrated features. Thus, it would be desirable to form the phase-change memory in a fashion, above the rest of the integrated circuit, that does not interfere with any of the previously fabricated integrated structures.
Another issue with phase-change memories is that the greater the heat loss from each memory cell, the greater the current that must be applied for device programming. Thus, it would be desirable to reduce the amount of heat loss from the heated phase-change material. Similarly, it is desirable to distribute the heat homogenously across the phase-change material. However, many currently proposed techniques result in local variations in device resistance after a programming event. These local variations may also result in stress in local regions during the phase-change programming.
It would be desirable to reduce the cell size as much as possible to thereby reduce product cost. Also it would be desirable to reduce the number of manufacturing steps to the greatest possible extent, to reduce costs.
Thus, there is a need for improved phase-change memories and techniques for making the same.
REFERENCES:
patent: 5296716 (1994-03-01), Ovshinsky et al.
patent: 5814527 (1998-09-01), Wolstenholme et al.
patent: 6031287 (2000-02-01), Harshfield
patent: 6117720 (2000-09-01), Harshfield
patent: 6300684 (2001-10-01), Gonzalez et al.
patent: 6531391 (2003-03-01), Zahorik
patent: 6534781 (2003-03-01), Dennison
patent: 2002/0017701 (2002-02-01), Klersy et al.
patent: WO 00/57498 (2000-09-01), None
Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H. Kim H.J., Jeong, W.C. Lee, S.Y., Park, J.H. Ryoo, K.C.., Horii, H., Ha Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Jeong, U.I., Jeong, H.S. and Kim, Kinam, “Completely CMOS-Compatible Phase-Change Nonviolatile RAM Using NMOS Cell Transistors,” presented at 2003 19thIEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, Feb. 26-20, 2003.
Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., “An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.
Hwang, Y.N., Hong, J.S., Lee. S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim., Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, “Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.
Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., “A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM,” presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, Jun. 12-14, 2003.
PCT Search Report PCT/US/02/26375, Aug. 20, 2003, pp 1-4.
Ovonyx Inc.
Quach T. N.
Trop Pruner & Hu P.C.
LandOfFree
Elevated pore phase-change memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Elevated pore phase-change memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Elevated pore phase-change memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3258590