Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-05-24
2005-05-24
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S667000, C438S674000, C438S687000
Reexamination Certificate
active
06897148
ABSTRACT:
A through hole (114) is formed in a wafer (104) comprising a semiconductor substrate (110). A seed layer (610) is sputtered on the bottom surface of the wafer. The seed is not deposited over the through hole's sidewalls adjacent the top surface of the wafer. A conductor (810) is electroplated into the through hole. In another embodiment, a seed is deposited into an opening in a wafer through a dry film resist mask (1110). The dry film resist overhangs the edges of the opening, so the seed is not deposited over the opening's sidewalls adjacent the top surface of the wafer. In another embodiment, a dielectric (120) is formed in an opening in a semiconductor substrate (110) by a non-conformal physical vapor deposition (PVD) process that deposits the dielectric on the sidewalls but not the bottom of the opening. A seed (610) is formed on the bottom by electroless plating. A conductor (810) is electroplated on the seed. In another embodiment, a dielectric (2910) is formed in the opening to cover the entire surface of the opening. A non-conformal layer (120) is deposited by PVD over the sidewalls but not the bottom of the opening. The dielectric (2910) is etched off the bottom with the non-conformal layer (120) as a mask. A seed (610) is formed on the bottom by electroless plating. The non-conformal layer can be formed by electroplating. It can be tantalum deposited by electroplating, then anodized. Other embodiments are also provided.
REFERENCES:
patent: 3761782 (1973-09-01), Youmans
patent: 4580331 (1986-04-01), Soclof
patent: 4842699 (1989-06-01), Hua et al.
patent: 5229647 (1993-07-01), Gnadinger
patent: 5436504 (1995-07-01), Chakravorty et al.
patent: 5652693 (1997-07-01), Chou et al.
patent: 5843844 (1998-12-01), Miyanaga
patent: 5846879 (1998-12-01), Winnerl et al.
patent: 5985105 (1999-11-01), Smoliar
patent: 6080596 (2000-06-01), Vindasius et al.
patent: 6184060 (2001-02-01), Siniaguine
patent: 6204997 (2001-03-01), Sasaki
patent: 6264851 (2001-07-01), Markovich et al.
patent: 6322903 (2001-11-01), Siniaguine et al.
patent: 6399479 (2002-06-01), Chen et al.
patent: 6540928 (2003-04-01), Kobrin et al.
patent: 20010021071 (2001-09-01), Krisko
patent: 20010055702 (2001-12-01), Wang et al.
patent: 20020012158 (2002-01-01), Smith et al.
patent: 20020015131 (2002-02-01), Sato
patent: 20020056864 (2002-05-01), Agarwal
patent: 20020084513 (2002-07-01), Siniaguine
patent: 20020113321 (2002-08-01), Siniaguine
patent: 20020115290 (2002-08-01), Halahan et al.
patent: 20030134510 (2003-07-01), Lee et al.
patent: 20030218140 (2003-11-01), Tamamori et al.
Boellard, E. et al., “RF-Devices Realized in MEMS by Using Electrodepositable Photoresist”, Delft University of Technology, The Netherlands, (World Wide Web at http://www.stw.nl/programmas/safe/proc2000/boellaard.pdf), pp. 1-7.
Grandinetti, “Oxidation/Reduction Reactions”, http://www.chemistry.ohio-state.edu/˜grandinetti/teaching/Chem121/lectures/Solution%20Re..c, May 21, 2002, pp. 1-5.
Nishi, Y., “Handbook of Semiconductor Manufacturing Technology,” (2000), pp. 402-409.
Tomisaka, Manabu et al., “Electroplating Cu Fillings for Through-Vias for Three-Dimensional Chip Stacking”, 2002 Electronic Components and Technology Conference, pp. 1432-1437.
http://chem.boisestate.edu/˜rcbanks/inorganic/oxidation-reduction/activity_series.htm, (May 21, 2002), p. 1.
Learning Objectives, http://chem.boisestate.edu/˜rcbanks/inorganic/oxidation-reduction/redox.htm, (May 21, 2002), pp. 1-6.
Halahan Patrick A.
Kao Sam
Lan Bosco
Savastiouk Sergey
Siniaguine Oleg
Hoang Quoc
MacPherson Kwok & Chen & Heid LLP
Nelms David
Shenker Michael
Tru-Si Technologies Inc.
LandOfFree
Electroplating and electroless plating of conductive... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electroplating and electroless plating of conductive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electroplating and electroless plating of conductive... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3426094