Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-01-04
2011-01-04
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07865864
ABSTRACT:
An approach that provides electrically driven optical proximity correction is described. In one embodiment, there is a method for performing an electrically driven optical proximity correction. In this embodiment, an integrated circuit mask layout representative of a plurality of layered shapes each defined by features and edges is received. A lithography simulation is run on the mask layout. An electrical characteristic is extracted from the output of the lithography simulation for each layer of the mask layout. A determination as to whether the extracted electrical characteristic is in conformance with a target electrical characteristic is made. Edges of the plurality of layered shapes in the mask layout are adjusted in response to determining that the extracted electrical characteristic for a layer in the mask layout fails to conform with the target electrical characteristic.
REFERENCES:
patent: 6735742 (2004-05-01), Hatsch et al.
patent: 7543256 (2009-06-01), Lukanc et al.
patent: 2003/0229868 (2003-12-01), White et al.
Koike, K. et al, “Optimization of layout design and OPC using transistor properties,” Proc. SPIE, vol. 6283, 62830P, May 2006.
Gupta, P. et al., “Performance Driven OPC for Mask Cost Reduction,” Proc. of Sixth ISQED, Mar. 2005.
Yang, J. et al., “Advanced Timing Analysis Based on PostOPC Extraction of Critical Dimensions,” Proc. 42nd Design Automation Conference, 2005, pp. 359-364.
Cao, K. et al., “Standard Cell Characterization Considering Lithography Induced Variations,” Proc. 43rd Design Automation Conference, 2006, pp. 801-804.
Poppe, W. J. et al., “From Poly Line to Transistor: Building BSIM Models for Non-Rectangular Transistors,” Proc SPIE, 2006, vol. 6156, pp. 235-243.
Gupta, P. et al., “Modeling on Non-Uniform Device Geometries for Post-Lithography Circuit Analysis,” Proc. SPIE, 2006, vol. 6156, pp. 285-294.
Cobb, N. et al., “Mathematical and CAD Framework for Proximity Correction,” Proc. SPIE, Optical Microlithography IX, vol. 2726, Jun. 1996, pp. 208-222.
Choi, S.-H et al., “MEEF-Based Correction to achieve OPC convergence of low-k1 lithography with strong OAI,” Proc. SPIE, 2006, vol. 6154, 61540P.
Banerjee Shayak
Culp James A.
Elakkumanan Praveen
Liebmann Lars W.
Cai Yuanmin
Dimyan Magid Y
Hoffman Warnick LLC
International Business Machines - Corporation
Whitmore Stacy A
LandOfFree
Electrically driven optical proximity correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrically driven optical proximity correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically driven optical proximity correction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2687615