Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-10-20
1999-01-12
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438525, H01L 21265
Patent
active
058588450
ABSTRACT:
The invention is a semiconductor memory structure having an electrically conductive substrate interconnect formed to provide electrical continuity between a buried contact region and a source/drain region of a transistor without overlap of the buried contact region with the source/drain region. The electrically conductive substrate interconnect is formed during an ion bombardment of the substrate wherein the ions enter the substrate at an oblique angle and underlie at least a portion of a region utilized to control the amount of ions entering the substrate.
REFERENCES:
patent: 4443931 (1984-04-01), Baliga et al.
patent: 4513494 (1985-04-01), Batra
patent: 5013673 (1991-05-01), Fuse
patent: 5019888 (1991-05-01), Scott et al.
patent: 5126285 (1992-06-01), Kosa et al.
patent: 5158903 (1992-10-01), Hora et al.
patent: 5177030 (1993-01-01), Lee et al.
patent: 5206535 (1993-04-01), Namose
patent: 5217910 (1993-06-01), Shimizu et al.
patent: 5223445 (1993-06-01), Fuse
patent: 5270249 (1993-12-01), Fukuma
patent: 5285093 (1994-02-01), Lage et al.
patent: 5317197 (1994-05-01), Roberts
Micro)n Technology, Inc.
Mulpuri S
Niebling John F.
LandOfFree
Electrically conductive substrate interconnect continuity region does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrically conductive substrate interconnect continuity region, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically conductive substrate interconnect continuity region will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1515040