Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2006-02-14
2006-02-14
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C370S907000, C370S916000
Reexamination Certificate
active
07000136
ABSTRACT:
The present invention provides a multiplexed payload system for processing data organized in any interleaved framing structure, preferably SONET. Along a receive path, the system consists of an input shift register, an input multi-stream merge network, a time-sliced processing unit, and a context memory. Similarly, along a transmit path, the system consists of an output shift register, an output multi-stream merge network, a time-sliced processing unit, and a context memory. The transmit path functions in an identical manner to the receive path but in the reverse direction. The multi-stream merge network, in either direction, converts between spatially separated input data streams of various configurable widths and time-division-multiplexed streams of constant width. The input shift register and the output shift register serve to accept a serial stream of bytes from the data receiver and convert them to a parallel stream of bytes presented to the input multi-stream merge network, or to accept a parallel stream of bytes from the output multi-stream merge network and convert them to a serial stream of bytes to the data transmitter, respectively. The context memory stores the processing contexts for sub-rate payload streams derived from the serial stream of bytes. A separate context memory location is assigned to each sub-rate payload stream that is received or transmitted. The time-sliced processing unit retrieves processing contexts from the context memory in a fixed sequence and uses the processing contexts to process data presented by the input multi-stream merge network, or generate data presented to the output multi-stream merge network.
REFERENCES:
patent: 3676846 (1972-07-01), Busch
patent: 3747070 (1973-07-01), Huttenhoff
patent: 3812467 (1974-05-01), Batcher
patent: 4162534 (1979-07-01), Barnes
patent: 4301316 (1981-11-01), Young
patent: 4309754 (1982-01-01), Dinwiddie, Jr.
patent: 5016011 (1991-05-01), Hartley et al.
patent: 5079770 (1992-01-01), Scott
patent: 5311505 (1994-05-01), Antoine
patent: 6310891 (2001-10-01), Dove et al.
patent: 6424651 (2002-07-01), Chan et al.
patent: 6704315 (2004-03-01), Besset-Bathias
U.S. Appl. No. 09/812,821, filed Mar. 2001, Alexander et al.
Alexander Thomas
Wong David
Bae Ji H.
Bechmann Curtis B.
Borden Ladner Gervais LLP
Haszko Dennis R.
Lee Thomas
LandOfFree
Efficient variably-channelized SONET multiplexer and payload... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient variably-channelized SONET multiplexer and payload..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient variably-channelized SONET multiplexer and payload... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3675603