Static information storage and retrieval – Read/write circuit – Testing
Patent
1998-08-18
2000-03-14
Yoo, Do Hyun
Static information storage and retrieval
Read/write circuit
Testing
36518902, 36518905, 36518907, 36523002, 365233, 365236, G11C 700
Patent
active
060381817
ABSTRACT:
The disclosed invention provides a circuit and burn-in test method for semiconductor devices that increases the speed of burn-in tests. The present invention accomplishes this by causing each of the devices under test to be tested multiple times (from 2 to 32+ times) during each power cycle. By such multiple cycling of the unit under test, during the power cycle, the total test time is shortened. It has also been found that the devices tested in accordance with the present invention are more efficiently stressed and have a reliability greater than devices passing the prior art tests. In accordance with the invention, the memory or logic devices under test are provided with a respective clock means that will operate each of the devices under test through multiple (from 2 to 32+ times) write and read operations during each power cycle. Data coherency for each read operation is provided as is the inversion of data if any fail is recorded during a read operation. Accordingly, the present invention provides a burn-in test that more efficiently stresses semiconductor devices such as memory or logic units, by a factor of up to 32. The invention utilizes the internal clock of a semiconductor device by cycling that clock x times during the period of each external clock cycle in the burn-in test and simultaneously synchronizes these internal cycles with the test cycle, thereby providing coherent data for each internal cycle.
REFERENCES:
patent: 5327074 (1994-07-01), Ehiro
patent: 5341096 (1994-08-01), Yamamura
patent: 5353254 (1994-10-01), Sakamoto
patent: 5381087 (1995-01-01), Hirano
patent: 5467356 (1995-11-01), Choi
patent: 5493532 (1996-02-01), McClure
patent: 5511029 (1996-04-01), Sawada et al.
Braceras George M.
Covino James J.
Hee Richard E.
Pilo Harold
Internatioal Business Machines Corp.
Thornton Francis J.
Walsh Robert A.
Yoo Do Hyun
LandOfFree
Efficient semiconductor burn-in circuit and method of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient semiconductor burn-in circuit and method of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient semiconductor burn-in circuit and method of operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-175799