Semiconductor device manufacturing: process – With measuring or testing – Electrical characteristic sensed
Patent
1999-04-26
2000-11-07
Bowers, Charles
Semiconductor device manufacturing: process
With measuring or testing
Electrical characteristic sensed
438 14, H01L 2166
Patent
active
061435791
ABSTRACT:
It has been observed that, when a commercial plasma etcher is used for multiple etching tasks involving a variety of products, the amount of plasma damage incurred depends upon the chamber history of the etching tool. Thus, etching a gate sidewall spacer on a damage sensitive product, for example, in a MOSFET product with very thin gate oxide, may result in significant degradation of the gate oxide if the plasma etching tool had been used to etch vias on another type product in the preceding job. A method for monitoring and recording the chamber history and ascertaining the status of a plasma etching tool with regard to the tendency of said tool to introduce plasma damage in thin gate and tunnel oxide layers is disclosed. The method includes an a oxide damage monitor wafer which contains arrays of simple test devices. The monitor wafers can be partially formed and banked for later use. The test devices comprise a polysilicon plate partially covering a gate oxide. A conformal oxide is formed over the structure and the wafer is subjected to a spacer etch in the plasma etching tool being appraised. Dielectric breakdown the thin oxide is measured and the data is compared to a chamber history of the etcher. Those etching procedures which adversely affect the chamber are identified. Once a chamber history is established, the etcher can be expeditiously scheduled and the incidence of jobs lost to oxide damage greatly reduced.
REFERENCES:
patent: 5548224 (1996-08-01), Gabriel et al.
patent: 5646074 (1997-07-01), Chen et al.
patent: 5739052 (1998-04-01), Krishnan et al.
patent: 5759871 (1998-06-01), Hause et al.
patent: 5781445 (1998-07-01), Shiue et al.
patent: 5804975 (1998-09-01), Alers et al.
patent: 6028324 (2000-02-01), Su et al.
patent: 6043102 (2000-03-01), Fang et al.
Wolf, "Silicon Processing for the VLSI Era", vol. 3: The Submicron MOSFET, Lattice Press, Sunset Beach, CA, (1995), pp. 504-514.
Chang Chia-Der
Liao Chi-Hung
Lin Dean-E
Pan Sheng-Liang
Ackerman Stephen B.
Bowers Charles
Pert Evan
Saile George O.
Taiwan Semiconductor Manufacturing Ltd.
LandOfFree
Efficient method for monitoring gate oxide damage related to pla does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient method for monitoring gate oxide damage related to pla, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient method for monitoring gate oxide damage related to pla will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1639669