Effective silicide blocking

Details Effective silicide blocking Effective silicide blocking

1997-09-04

2000-02-01

Booth, Richard

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438286, 438303, H01L 21336

Patent

active

060202424

ABSTRACT:
A metal silicide blocking process for preventing formation of metal silicide on a first device and allowing formation of metal silicide on elements of a second device of an integrated circuit substrate is described. The process includes forming a gate electrode above the integrated circuit substrate, forming a first dielectric layer over the gate electrode and the substrate surface, forming a second dielectric layer above the first dielectric layer, etching anisotropically the second dielectric layer to form a second spacer portion adjacent to the first dielectric layer; masking the substrate surface of the first device to protect the first dielectric layer above the first device from being removed such that the substrate surface at the second device where the metal silicide is to be formed is exposed, etching the first dielectric layer to form a first spacer portion disposed between the gate electrode of the second device and the second spacer portion, the first spacer portion extends underneath the second spacer portion such that the first spacer portion is disposed between the second spacer portion and a portion of the substrate disposed beneath the second spacer portion, exposing the substrate surface of the first device, depositing a metal layer on the substrate surface and fusing metal ions from the metal layer with silicon ions from a plurality of device elements from the portion of the substrate surface where the metal silicide is to be formed to form metal silicide contact areas above the plurality of device elements.

REFERENCES:
patent: 4263058 (1981-04-01), Brown et al.
patent: 5132756 (1992-07-01), Matsuda
patent: 5227320 (1993-07-01), Johnson et al.
patent: 5231042 (1993-07-01), Ilderem et al.
patent: 5256585 (1993-10-01), Bae
patent: 5306951 (1994-04-01), Lee et al.
patent: 5397722 (1995-03-01), Bashir et al.
patent: 5444024 (1995-08-01), Anjum et al.
patent: 5473184 (1995-12-01), Murai
patent: 5565383 (1996-10-01), Sakai
patent: 5580806 (1996-12-01), Chang et al.
patent: 5658807 (1997-08-01), Manning
patent: 5714413 (1998-02-01), Brigham et al.
patent: 5716866 (1998-02-01), Dow et al.
patent: 5783475 (1997-11-01), Ramaswami
patent: 5789289 (1996-11-01), Gardner et al.
patent: 5849616 (1995-04-01), Ogoh
patent: 5851890 (1998-12-01), Tsia et al.
patent: 5882973 (1997-01-01), Gardner et al.
Ronkainen et al, "The use of disposeable double spacer and self-aligned cobalt silicide for LDD MOSFET fabrication," IEEE Electron device letters vol. 12, No. 3, pp. 125-127, Mar. 1991.
Leung, et al A high performance submicron twin tub V technology for custom VLSI Applications, IEEE 1988 Integrated Circuits Conference, pp. 25.1.1-25.1.4, 1988.

Affiliated with

Also associated with

Rating

Effective silicide blocking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Effective silicide blocking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Effective silicide blocking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-937163