Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2008-02-20
2011-10-25
Patel, Nitin (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S300000, C713S322000, C716S138000
Reexamination Certificate
active
08046622
ABSTRACT:
A system for dynamically scaling a power voltage including a system on chip (SoC) and a power control circuit. The SoC includes a plurality of application circuits. The SoC is configured to generate internal clock signals in response to an externally supplied clock signal. The SoC also generates a target voltage that changes based on a change of an operating current. The internal clock signals are respectively provided to the application circuits. The operating current is a sum or total current of the application circuits. The power control circuit generates an internal power voltage based on the target voltage and provides the internal power voltage to the SoC. The system for dynamically scaling a power voltage including a SoC may decrease power consumed in the SoC because the system of dynamically scaling a power voltage decreases a required voltage margin by changing a target voltage before a transition of the SoC current.
REFERENCES:
patent: 5295112 (1994-03-01), Taniguchi
patent: 6198261 (2001-03-01), Schultz et al.
patent: 6636976 (2003-10-01), Grochowski et al.
patent: 6789207 (2004-09-01), Maejima
patent: 6895520 (2005-05-01), Altmejd et al.
patent: 7032117 (2006-04-01), Kolinummi et al.
patent: 7236920 (2007-06-01), Grochowski et al.
patent: 7472294 (2008-12-01), He et al.
patent: 7568117 (2009-07-01), Fernald
patent: 7640446 (2009-12-01), Donovan
patent: 2002/0144164 (2002-10-01), Chen
patent: 2004/0057390 (2004-03-01), Boleyn et al.
patent: 2004/0093532 (2004-05-01), Hotta et al.
patent: 2004/0236975 (2004-11-01), Gaskins et al.
patent: 2006/0047988 (2006-03-01), Okada
patent: 2006/0123256 (2006-06-01), Cornelius
patent: 2006/0184812 (2006-08-01), Nguyen et al.
patent: 2007/0076455 (2007-04-01), Burstein
patent: 2007/0266262 (2007-11-01), Burton et al.
patent: 2010/0225287 (2010-09-01), Schultz
patent: 2005073231 (2005-03-01), None
patent: 100103168 (1996-03-01), None
patent: 1020050082761 (2005-08-01), None
patent: 1020060102659 (2006-09-01), None
Choudhury Zahid
Patel Nitin
Samsung Electronics Co,. Ltd.
Volentine & Whitt PLLC
LandOfFree
Dynamically scaling apparatus for a system on chip power... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamically scaling apparatus for a system on chip power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamically scaling apparatus for a system on chip power... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4254456