Static information storage and retrieval – Read/write circuit – Precharge
Patent
1997-08-28
1998-09-29
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Precharge
365149, 36523003, G11C 700, G11C 1124, G11C 800
Patent
active
058154515
ABSTRACT:
There is provided a DRAM using a low electric power consumption characteristic of a VCC/2 precharging method and capable of performing stable and high speed sensing operation even under a low power supply voltage condition. The DRAM has a memory cell array, a plurality of word lines, a plurality of bit line pairs, sense amplifiers disposed to correspond to the bit line pairs, a first precharge circuit for precharging the bit line pairs in the first group of two groups obtained by dividing the plural bit line pairs to a first precharge potential between 1/2 of power supply voltage Vcc and the ground potential, a second precharge circuit for precharging the bit line pairs in the second group to a second precharge potential which is higher than Vcc/2 by a degree corresponding to the difference between Vcc/2 and the first precharge potential and a precharge control circuit for causing the first and second precharge circuits to sequentially perform corresponding precharge operations with the time difference.
REFERENCES:
patent: 5631872 (1997-05-01), Naritake et al.
Kabushiki Kaisha Toshiba
Lam David
Nelms David C.
LandOfFree
Dynamic semiconductor memory device having a precharge circuit u does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic semiconductor memory device having a precharge circuit u, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic semiconductor memory device having a precharge circuit u will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-692787