Static information storage and retrieval – Read/write circuit – Precharge
Patent
1992-06-23
1995-12-12
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Precharge
365149, 365190, 365205, G11C 700
Patent
active
054756421
ABSTRACT:
A preamp/driver circuit (18) is disclosed which is operable to interface a Bit Line (14) with a Data Line (20). The Bit Line (14) has a plurality of memory cells associated therewith which are selectable by Word Lines. The preamp/driver (18) decouples the Bit Line (14) from the Data Line (20) and drives Data Line (20) from a separate source. The preamp/driver (18) is comprised of a depletion transistor (22) that has the gate thereof connected to the Bit Line (14) and drives a source follower (26). The source follower (26) drives the Data Line (20) from the supply potential. The system is operable during a restore operation to write back to the Bit Line (14) from the Data Line (20) through a Write transistor (28). The restore operation is effected with a restore amplifier with the Read operation effected through a separate sensing device that converts the voltage on the Data Lines to full logic potentials.
REFERENCES:
patent: 4025907 (1977-05-01), Karp et al.
patent: 4658377 (1987-04-01), McElroy
patent: 4748596 (1988-05-01), Ogura et al.
patent: 4777625 (1988-10-01), Sakui et al.
patent: 4807194 (1989-02-01), Yamada et al.
patent: 4825418 (1989-04-01), Itoh et al.
patent: 4831594 (1989-05-01), Khosrovi et al.
patent: 4858193 (1989-08-01), Furutani et al.
patent: 4872142 (1989-10-01), Hannal
patent: 4888732 (1989-12-01), Inoue et al.
patent: 4888736 (1989-12-01), Hashimoto et al.
patent: 4910709 (1990-03-01), Dhong et al.
patent: 4916661 (1990-04-01), Nawaki et al.
patent: 4916667 (1990-04-01), Miyabayashi et al.
patent: 4916669 (1990-04-01), Sato
patent: 4916671 (1990-04-01), Ichiguchi
patent: 4922460 (1990-05-01), Furutani et al.
patent: 4936382 (1990-06-01), Thomas
patent: 4943944 (1990-07-01), Sakui et al.
patent: 4947376 (1990-08-01), Arimoto et al.
patent: 4947377 (1990-08-01), Hannai
patent: 4954992 (1990-09-01), Kumanoya et al.
patent: 4973864 (1990-11-01), Nogami
patent: 4980863 (1990-12-01), Ogihara
patent: 4980864 (1990-12-01), Fukuhama et al.
patent: 4991142 (1991-02-01), Wang
patent: 5274598 (1993-12-01), Fujii et al.
"A 23-ns 1-Mb BiCMOS DRAM" by Goro Kisukawa, Kazumasa Yanagisawa, Yutaka Kobayashi, et al., IEEE Journal of Solid-State Circuits, vol. 25, No. 5, Oct. 1990, pp. 1102-1108.
"An Experimental 1.5-V 64-Mb DRAM" by Yoshinobu Nakagome, Hitoshi Tanaka, Kan Takeuchi, et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 465-470.
"A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecture" by Katsutaka Kumura, Takeshi Sakata, Klyoo Itoh, et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1511-1517.
"A Circuit Technology for Sub-10-ns ECL 4-Mb BiCMOS DRAM's" by Takayuki Kawahara, Yoshiki Kawajiri, Goro Kitsukawa, et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1530-1536.
"A 17ns 4Mb BiCMOS DRAM" by Hitoshi Miwa, Shoji Wada, Yuji Yokoyama, et al., 1991 IEEE International Solid-State Circuits Conference, pp. 56-57.
"a 17ns 4Mb CMOS DRAM Using Direct Bit-Line Sensing Technique" by Takeshi Nagai, Kenji Numata, Masaki Ogihara, et al., 1991 IEEE International Solid-State Circuits Conference, pp. 58-59.
"A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecture" by Katsutaka Kimura, Takeshi Sakata, Klyoo Itoh, et al., 1991 IEEE International Solid-State Circuits Conference, pp. 106-107, 297.
"A 64Mb DRAM with Meshed Power Line and Distributed Sense-Amplifier Driver" by Toshio Yamada, Yoshiro Nakata, Junko Hasegawa, et al., 1991 IEEE International Solid-State Circuits Conference, pp. 108-109.
"A 45ns 64Mb DRAM with a Merged Match-line Test Architecture" by Shigeru Mori, Hiroshi Miyamoto, Yoshikazu Morooka, et al., 1991 IEEE International Solid-State Circuits Conference, pp. 110-111.
"A 40ns 64Mb DRAM with Current-Sensing Data-Bus Amplifier" by Masao Taguchi, Hiroyoshi Tomita, Toshiya Uchida, et al., 1991 IEEE International Solid-State Circuits Conference, pp. 112-113.
"A 33ns 64Mb DRAM" by Yukhito Oowaki, Kenji Tsuchida, Yohji Watanabe, et al., 1991 IEEE Solid-State Circuits Conference, pp. 114-115.
Dinh Son
Howison Gregory M.
Nelms David C.
LandOfFree
Dynamic random access memory with bit line preamp/driver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory with bit line preamp/driver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory with bit line preamp/driver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1365860