Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-04-11
1998-06-16
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438763, H01L 218242
Patent
active
057669945
ABSTRACT:
A method for making an array of DRAM cells having increased capacitance was achieved. The method forms a planar insulating layer in which are etched capacitor node contact openings to each FET in an array of cells. A first polysilicon layer is deposited to fill the node contact openings and provide a polysilicon planar surface on the insulating layer. A multilayer of alternate layers of a traditional LPCVD silicon oxide and O.sub.3 /TEOS silicon oxide is deposited and patterned having openings aligned over the capacitor node contacts where the capacitors are required. The multilayer is then etched in HF to partially etch and recess the faster etching O.sub.3 /TEOS oxide, forming grooves in the sidewalls of the multilayer structure. A second polysilicon layer is then conformally deposited, etched back and the exposed multilayer structure is selectively removed in HF to leave free-standing bottom electrodes having sidewall spacers and a center pillar that replicate the grooves in the multilayer, thereby providing increased surface area. An interelectrode dielectric layer is formed on the bottom electrodes and a third polysilicon layer is deposited and patterned to form the top electrodes and to complete the array of stacked capacitors on the DRAM device.
REFERENCES:
patent: 5240871 (1993-08-01), Doan et al.
patent: 5330928 (1994-07-01), Tseng
patent: 5384276 (1995-01-01), Ogawa et al.
patent: 5478769 (1995-12-01), Lim
patent: 5532182 (1996-07-01), Woo
Ackerman Stephen B.
Chaudhari Chandra
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
Dynamic random access memory fabrication method having stacked c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory fabrication method having stacked c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory fabrication method having stacked c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1725388