Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1998-06-12
1999-11-30
Le, Vu A.
Static information storage and retrieval
Read/write circuit
Data refresh
365203, 36518909, G11C 700
Patent
active
059954345
ABSTRACT:
Is disclosed a semiconductor memory device having a self-refresh mode, the semiconductor memory device comprises a bit line precharge voltage generating circuit which is composed of a first voltage generator and a second voltage generator. The bit line precharge voltage generating circuit generates a bit line precharge voltage in response to a control signal indicating a self-refresh mode. During a time period in which the operating voltage is maintained at a first power supply voltage and the control signal is activated, the bit line precharge voltage is maintained at a voltage level between half the second power supply voltage and half the first power supply voltage though the operating voltage in the DRAM is changed from the second power supply voltage level to the first power supply voltage level. A voltage variation (or, a sense margin of a sense amplifier) on a bit line is increased, so that there is prevented a read malfunction for data `1` induced when the refresh operation is performed during the time period.
REFERENCES:
patent: 5748544 (1998-05-01), Hashimoto
patent: 5777934 (1998-07-01), Lee et al.
Le Vu A.
Samsung Electronics Co,. Ltd.
LandOfFree
Dynamic random access memory device having a self-refresh mode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory device having a self-refresh mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory device having a self-refresh mode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1681923