Dynamic random access memory circuitry having storage...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S306000, C257S308000

Reexamination Certificate

active

07026678

ABSTRACT:
A method of forming memory circuitry having a memory array having a plurality of memory capacitors and having peripheral memory circuitry operatively configured to write to and read from the memory array, includes forming a dielectric well forming layer over a semiconductor substrate. A portion of the well forming layer is removed effective to form at least one well within the well forming layer. An array of memory cell capacitors is formed within the well. The peripheral memory circuitry is formed laterally outward of the well forming layer memory array well. In one implementation, memory circuitry includes a semiconductor substrate. A plurality of word lines is received over the semiconductor substrate. An insulative layer is received over the word lines and the substrate. The insulative layer has at least one well formed therein. The well has a base received over the word lines. The well peripherally defines an outline of a memory array area. Area peripheral to the well includes memory peripheral circuitry area. A plurality of memory cell storage capacitors is received within the well over the word lines. Peripheral circuitry is received within the peripheral circuitry area and is operatively configured to write to and read from the memory array.

REFERENCES:
patent: 4987099 (1991-01-01), Flanner
patent: 4996627 (1991-02-01), Zias et al.
patent: 5023683 (1991-06-01), Yamada
patent: 5032882 (1991-07-01), Okumura et al.
patent: 5061650 (1991-10-01), Dennison et al.
patent: 5084414 (1992-01-01), Manley et al.
patent: 5087591 (1992-02-01), Teng
patent: 5120679 (1992-06-01), Boardman et al.
patent: 5138412 (1992-08-01), Hieda et al.
patent: 5168073 (1992-12-01), Gonzalez et al.
patent: 5206183 (1993-04-01), Dennison
patent: 5250457 (1993-10-01), Dennison
patent: 5770499 (1998-06-01), Kwok et al.
patent: 5990021 (1999-11-01), Prall et al.
patent: 5998257 (1999-12-01), Lane et al.
patent: 6030879 (2000-02-01), Huang
patent: 6054394 (2000-04-01), Wang
patent: 6057206 (2000-05-01), Nguyen et al.
patent: 6087261 (2000-07-01), Nishikawa et al.
patent: 6130126 (2000-10-01), Iwakiri
patent: 6159818 (2000-12-01), Durcan et al.
patent: 6200898 (2001-03-01), Tu
patent: 6232168 (2001-05-01), Coursey
patent: 6232240 (2001-05-01), Tung
patent: 6258729 (2001-07-01), DeBoer et al.
patent: 6376304 (2002-04-01), Matsuoka et al.
patent: 6376380 (2002-04-01), Tang et al.
patent: 6395600 (2002-05-01), Durcan et al.
patent: 6426243 (2002-07-01), Coursey
patent: 42 20 497 (1992-06-01), None
patent: 43 16 503 (1993-05-01), None
patent: 2-275665 (1990-11-01), None
patent: 3-174765 (1991-07-01), None
patent: 2528608 (1996-08-01), None
IBM Corp.,Stacked Capacitor DRAM Cell With Vertical Fins(VF-STC), 33 IBM Technical Disclosure Bulletin, No. 2, pp. 245-247 (Jul. 1990).
Toru Kaga et al.,Crown-Shaped Stacked-Capacitor Cell for 1.5-V Operation 64-Mb DRAM's, 38 IEEE Transactions on Electron Devices, No. 2, pp. 255-260 (Feb. 1991).
K. Ueno et al.,A Quarter-Micron Planarized Interconnection Technology With Self-Aligned Plug, IEEE, pp. 305-308 (1992).
Y. Kawamoto et al., “A 1.28 symbols μm2Bit-Line Shielded Memory Cell Technology for 64Mb DRAMs”,Central Research Laboratory, CH2874-6/90/0000-0013, 1990 Symposium on VLSI Technology, 1990 IEEE.
E. Fujii, et al., “OLSI DRAM Technology with Ba0.7Sr0.3TiO3Film of 1.3nm Equivalent SiO2Thickness and 10-9A/cm2Leakage Current”, IEEE, 04/92, pps. 10.3.1-10.3.4.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dynamic random access memory circuitry having storage... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic random access memory circuitry having storage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory circuitry having storage... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3564956

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.