Static information storage and retrieval – Read/write circuit – Multiplexing
Patent
1988-11-16
1994-01-18
Gossage, G. A.
Static information storage and retrieval
Read/write circuit
Multiplexing
36518912, 365222, 36523003, 36523006, 36523004, G11C 11407
Patent
active
052804488
ABSTRACT:
A dynamic type memory used as a video memory achieves high speed access operations, reduction of occupying area of the memory, and a stablization of data holding (retention) characteristics, through the use of an organization dividing plural bit lines of the memory into bit line groups, and selecting one group at a time for connection with a register. A design of a system using the dynamic type memory can be facilitated due to the installation of delay circuits in the memory.
REFERENCES:
patent: 4581720 (1986-04-01), Takemae et al.
patent: 4599709 (1986-07-01), Clemons
patent: 4725987 (1988-02-01), Cates
patent: 4773048 (1988-09-01), Kai
patent: 4802134 (1989-01-01), Tsujimoto
patent: 4817054 (1989-03-01), Banerjee et al.
patent: 4849937 (1989-07-01), Yoshimoto
patent: 4855959 (1989-08-01), Kobayashi
patent: 4879692 (1989-11-01), Tokushige
patent: 4914630 (1990-04-01), Fujishima et al.
patent: 4999814 (1991-03-01), Hashimoto
Gossage G. A.
Sony Corporation
LandOfFree
Dynamic memory with group bit lines and associated bit line grou does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic memory with group bit lines and associated bit line grou, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic memory with group bit lines and associated bit line grou will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1140797