Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2011-03-08
2011-03-08
Suryawanshi, Suresh K (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S503000, C713S400000
Reexamination Certificate
active
07904741
ABSTRACT:
A design structure is described for dynamically aligning clocks in independent clock domains with minimal latency. In the preferred embodiments, a reference clock in the destination clock domain that is some multiple times the data clock of the destination clock domain is used to sample a data sample signal from the source domain. The sampled data is used to determine at what time slice of the reference clock the data sample signal is changing and therefore at what phase of time slice or phase of the data clock the clocks can be aligned to ensure valid data will be transferred between clock domains.
REFERENCES:
patent: 5485490 (1996-01-01), Leung et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5757857 (1998-05-01), Buchwald
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 6002279 (1999-12-01), Evans et al.
patent: 6122336 (2000-09-01), Anderson
patent: 6182237 (2001-01-01), Bronson et al.
patent: 6329859 (2001-12-01), Wu
patent: 6509773 (2003-01-01), Buchwald et al.
patent: 6744285 (2004-06-01), Mangum et al.
patent: 6791388 (2004-09-01), Buchwald et al.
patent: 7012983 (2006-03-01), Buchwald et al.
patent: 7123674 (2006-10-01), Mackey et al.
patent: 7155651 (2006-12-01), Nadeau-Dostie et al.
patent: 7263149 (2007-08-01), Ware et al.
patent: 7379520 (2008-05-01), Chen
patent: 2002/0039395 (2002-04-01), Buchwald et al.
patent: 2002/0044618 (2002-04-01), Buchwald et al.
patent: 2002/0194173 (2002-12-01), Bjornson et al.
patent: 2003/0002596 (2003-01-01), Dunning et al.
patent: 2003/0037048 (2003-02-01), Kabra et al.
patent: 2004/0212416 (2004-10-01), Buchwald et al.
patent: 2007/0053283 (2007-03-01), Bidwell et al.
patent: 2007/0058735 (2007-03-01), Ghosh
Baumgartner Steven John
Geer Charles Porter
International Business Machines - Corporation
Martin & Associates LLC
Petersen Bret J.
Suryawanshi Suresh K
LandOfFree
Dynamic clock phase alignment between independent clock domains does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic clock phase alignment between independent clock domains, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic clock phase alignment between independent clock domains will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2767694