Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2003-03-27
2008-10-14
Louis-Jacques, Jacques (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S731000, C327S175000
Reexamination Certificate
active
07437633
ABSTRACT:
Method and apparatus for testing duty cycle at an input/output node is described. A test signal is generated having a non-zero frequency and a duty cycle. The test signal is sampled using a sampling signal. The phase of the sampling signal is shifted to detect a first level change in the sampled test signal. The phase of the sampling signal is then shifted to detect a second level change in the sampled test signal. The duty cycle of the test signal is computed using a phase indicator of the sampling signal at the first level change and a phase indicator of the sampling signal at the second level change.
REFERENCES:
patent: 4239992 (1980-12-01), Perkins
patent: 4338569 (1982-07-01), Petrich
patent: 5256916 (1993-10-01), Thurston
patent: 5367200 (1994-11-01), Leonida
patent: 5455530 (1995-10-01), Huppenthal et al.
patent: 5790479 (1998-08-01), Conn
patent: 5877632 (1999-03-01), Goetting et al.
patent: 5923621 (1999-07-01), Kanekal et al.
patent: 6005829 (1999-12-01), Conn
patent: 6069849 (2000-05-01), Kingsley et al.
patent: 6144262 (2000-11-01), Kingsley
patent: 6212126 (2001-04-01), Sakamoto
patent: 6219305 (2001-04-01), Patrie et al.
patent: 6232845 (2001-05-01), Kingsley et al.
patent: 6233205 (2001-05-01), Wells et al.
patent: 6263034 (2001-07-01), Kanack et al.
patent: 6324485 (2001-11-01), Ellis
patent: 6356514 (2002-03-01), Wells et al.
patent: 6424190 (2002-07-01), Kim
patent: 6452489 (2002-09-01), Ehrlich
patent: 6455245 (2002-09-01), Wensvoort et al.
patent: 6501313 (2002-12-01), Boerstler et al.
patent: 6509771 (2003-01-01), Atallah et al.
patent: 6549571 (2003-04-01), Baba
patent: 6687865 (2004-02-01), Dervisoglu et al.
U.S. Appl. No. 10/255,502, filed Sep. 26, 2002, Lesea.
Lesea Austin H.
Wu Yiding
Louis-Jacques Jacques
Nguyen Steve
Webostad W. Eric
XILINX Inc.
LandOfFree
Duty cycle characterization and adjustment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Duty cycle characterization and adjustment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Duty cycle characterization and adjustment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4016269