Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With semiconductor element forming part
Reexamination Certificate
2011-06-14
2011-06-14
Lebentritt, Michael S (Department: 2829)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With semiconductor element forming part
C257S758000, C257SE21058, C257SE21244, C257SE21304, C257SE21523, C257SE21583, C257SE21586, C257SE23142, C257SE23167
Reexamination Certificate
active
07960821
ABSTRACT:
An integrated circuit device and method of making the integrated circuit device are disclosed. An exemplary apparatus includes: a semiconductor layer; and a dielectric layer on the semiconductor layer, the dielectric layer having conductive vias and dummy vias formed therein, wherein the conductive vias and dummy vias extend varying distances into the dielectric layer, the conductive vias extending through the dielectric layer to the semiconductor layer, and the dummy vias extending through the dielectric layer to a distance above the semiconductor layer.
REFERENCES:
patent: 4869999 (1989-09-01), Fukuda et al.
patent: 4937619 (1990-06-01), Fukuda et al.
patent: 5742376 (1998-04-01), Makinouchi
patent: 5825043 (1998-10-01), Suwa
patent: 5885856 (1999-03-01), Gilbert et al.
patent: 5965940 (1999-10-01), Juengling
patent: 5965941 (1999-10-01), Weling et al.
patent: 6087733 (2000-07-01), Maxim et al.
patent: 6118516 (2000-09-01), Irie et al.
patent: 6218077 (2001-04-01), Jin
patent: 6278515 (2001-08-01), Knight et al.
patent: 6281583 (2001-08-01), Dirahoui et al.
patent: 6361909 (2002-03-01), Gau et al.
patent: 6380087 (2002-04-01), Gupta et al.
patent: 6391677 (2002-05-01), Kamatsuki
patent: 6468894 (2002-10-01), Yang et al.
patent: 6486066 (2002-11-01), Cleeves et al.
patent: 6586160 (2003-07-01), Ho et al.
patent: 6593226 (2003-07-01), Travis et al.
patent: 6611045 (2003-08-01), Travis et al.
patent: 6678879 (2004-01-01), Hawse et al.
patent: 6683382 (2004-01-01), Cwynar et al.
patent: 6784975 (2004-08-01), Boettiger et al.
patent: 6812069 (2004-11-01), Tseng et al.
patent: 6831365 (2004-12-01), Yao et al.
patent: 6867070 (2005-03-01), Cho et al.
patent: 6961915 (2005-11-01), Loh et al.
patent: 6984895 (2006-01-01), Cho et al.
patent: 7087350 (2006-08-01), Wang
patent: 7173337 (2007-02-01), Watanabe et al.
patent: 7186652 (2007-03-01), Hwu et al.
patent: 7339256 (2008-03-01), Nakamura et al.
patent: 7393755 (2008-07-01), Smith et al.
patent: 7459787 (2008-12-01), Young
patent: 7757195 (2010-07-01), Smith et al.
patent: 2002/0104991 (2002-08-01), Cleeves et al.
patent: 2002/0106837 (2002-08-01), Cleeves et al.
patent: 2002/0130383 (2002-09-01), Nakumura
patent: 2002/0179908 (2002-12-01), Arao
patent: 2003/0136979 (2003-07-01), Cho
patent: 2005/0100831 (2005-05-01), Finders et al.
patent: 2005/0121788 (2005-06-01), Watanabe et al.
patent: 2005/0237508 (2005-10-01), Eib et al.
patent: 2006/0003576 (2006-01-01), Yeh et al.
patent: 2007/0007618 (2007-01-01), Hasunuma et al.
patent: 2007/0256039 (2007-11-01), White
patent: 2008/0169542 (2008-07-01), Suzuki et al.
patent: 2000082663 (2000-03-01), None
patent: 574740 (2004-02-01), None
U.S. Patent and Trademark Office, Office Action mailed Feb. 21, 2006, U.S. Appl. No. 10/875,428, 6 pages.
U.S. Patent and Trademark Office, Office Action mailed Aug. 23, 2006, U.S. Appl. No. 10/875,428, 9 pages.
U.S. Patent and Trademark Office, Advisory Action mailed Nov. 20, 2006, U.S. Appl. No. 10/875,428, 3 pages.
U.S. Patent and Trademark Office, Office Action mailed Apr. 27, 2007, U.S. Appl. No. 10/875,428, 11 pages.
U.S. Patent and Trademark Office, Office Action mailed Sep. 4, 2007, U.S. Appl. No. 10/875,428, 9 pages.
U.S. Patent and Trademark Office, Advisory Action mailed Oct. 16, 2007, U.S. Appl. No. 10/875,428, 2 pages.
U.S. Patent and Trademark Office, Office Action mailed Sep. 4, 2008, U.S. Appl. No. 11/259,589, 9 pages.
U.S. Patent and Trademark Office, Office Action mailed May 19, 2009, U.S. Appl. No. 11/259,589, 11 pages.
U.S. Patent and Trademark Office, Advisory Action mailed Jul. 2, 2009, U.S. Appl. No. 11/259,589. 3 pages.
U.S. Patent and Trademark Office, Office Action mailed Aug. 14, 2009, U.S. Appl. No. 11/259,589, 3 pages.
Taiwanese Patent Office, Office Action mailed Dec. 11, 2008, Application No. 095130287, 5 pages.
Japanese Patent Office, Office Action mailed Oct. 6, 2009, Application No. 2006-290980, 4 pages.
Taiwanese Patent Office, Office Action mailed Dec. 22, 2009, Application No. 096103589, 6 pages.
Tian, Ruiqi, et al., “Model-Based Dummy Feature Placement for Oxide Chemical-Mechanical Polishing Manufacturability,” ACM, Inc, 2000, 4 pages.
Chang Vencent
Chen Jhun Hua
Chen Kuei Shun
Lin Chin-Hsiang
Lin Lawrence
Haynes and Boone LLP
Lebentritt Michael S
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Dummy vias for damascene process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dummy vias for damascene process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dummy vias for damascene process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2740569