Static information storage and retrieval – Addressing – Multiple port access
Patent
1998-06-30
2000-04-18
Dinh, Son T.
Static information storage and retrieval
Addressing
Multiple port access
36518902, 36523002, G11C 800
Patent
active
060523271
ABSTRACT:
A dual-port programmable logic device memory array is provided. Selectable-size data words may be written to and read from the array concurrently. Data is written into the array using write column decoder and data selection logic. The size of the data words handled by the write column decoder and data selection logic is controlled by mode select signals. Data is read from the array using read column decoder and data selection logic. The size of the data words handled by the read column decoder and data selection logic is also controlled by mode select signals. The write column decoder and data selection logic may be used to write data into the memory array at one selected location at the same time that the read column decoder and data selection logic is used to read data from the array at another selected location. A write row address decoder and a read row address decoder are used to independently address individual rows of memory cells in the memory array during writing and reading, respectively.
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4593373 (1986-06-01), Kiuchi et al.
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4751671 (1988-06-01), Babetski et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4796232 (1989-01-01), House
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4942541 (1990-07-01), Hoel et al.
patent: 4975601 (1990-12-01), Steele
patent: 5027326 (1991-06-01), Jones
patent: 5029141 (1991-07-01), Yoshimoto et al.
patent: 5115411 (1992-05-01), Kass et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5128559 (1992-07-01), Steele
patent: 5146428 (1992-09-01), Tanimura
patent: 5177706 (1993-01-01), Shinohara et al.
patent: 5220214 (1993-06-01), Pedersen
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5350954 (1994-09-01), Patel
patent: 5371422 (1994-12-01), Patel et al.
patent: 5396608 (1995-03-01), Garde
patent: 5426612 (1995-06-01), Ichige et al.
patent: 5506850 (1996-04-01), Osann, Jr.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5543732 (1996-08-01), McClintock et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5559450 (1996-09-01), Ngai et al.
patent: 5566123 (1996-10-01), Fredin et al.
patent: 5592106 (1997-01-01), Leong et al.
patent: 5614840 (1997-03-01), McClintock et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5717901 (1998-02-01), Sung et al.
R. C. Minnick, "A Survey of Microcellular Research," Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1967.
S. E. Walstrom, "Programmable Logic Array--Cheaper by the Millions," Electronics, Dec. 11, 1967, pp. 90-95.
Recent Developments in Switching Theory, A. Mukhopadhyay, ed., Aademic Press, New York, 1971, chapters VI and IX, pp. 229-254 and 369-422.
El Gamel et al., "An Architecture for Electrically Configurable Gate Arrays," IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 394-398.
El-Ayat et al., "A CMOS Electrically Configurable Gate Array," IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989, pp. 752-762.
"XC5000 Logic Cell Array Family, Technical Data, Advance Information," Xilinx, Inc., Feb. 1995.
John L. Nichols, "a Logical Next Step for Read-Only Memories", Electronics, Jun. 12, 1967, pp. 111-113.
Floyd Kvamme, "Standard Read-Only Memories Simplify Complex Logic Design", Electronics, Jan. 5, 1970, pp. 88-95.
Albert Hemel, "Making Small ROM's [sic] Do Math Quickly, Cheaply and Easily", Electronics, May 11, 1970, pp. 104-111.
William I. Fletcher et al., "Simplify Sequential Circuit Designs", Electronic Design, Jul. 8, 1971, pp. 70-72.
Howard A., Sholl et al., "Design of Asynchronous Sequential Networks Using Road-Only Memories", IEEE Transactions on Computers, vol. C-24, No. 2, Feb. 1975, pp. 195-206.
Arnold Weinberger, "High-Speed Programmable Logic Array Adders", IBM J. Res. Develop., vol. 23, No. 2, Mar. 1979, pp. 163-178.
Yahiko Kambayashi, "Logic Design of Programmable Logic Arrays", IEEE Transactions on Computers, vol. C-28, No. 9, Sep. 1979, pp. 609-617.
The Programmable Logic Data Book, 1996, Xilinx, Inc., San Jose, CA, pp. 4-5 to 4-20.
Cliff Richard G.
Lane Christopher F.
Mejia Manuel
Reddy Srinivas T.
Veenstra Kerry
Altera Corporation
Dinh Son T.
Treyz G. Victor
LandOfFree
Dual-port programmable logic device variable depth and width mem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual-port programmable logic device variable depth and width mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-port programmable logic device variable depth and width mem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2341722