Dual-port memory with asynchronous control of serial data memory

Details Dual-port memory with asynchronous control of serial data memory Dual-port memory with asynchronous control of serial data memory

1987-06-24

1989-04-25

Hecker, Stuart N.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

365230, 365233, 365219, G11C 700

Patent

active

048254118

ABSTRACT:
A dual-port memory includes a memory array comprising a plurality of memory elements one of which is accessed at random by a row and column address input so as to enable writing in or reading out of data; at least two serial access memories capable of receiving parallel input of all or a portion of the data of a selected row or column of said memory array; and a switching circuit for switching the respective serial access memories to be in operational states of receiving parallel inputs independently or to be in operational states of outputting their serial outputs successively.

REFERENCES:
patent: 4623990 (1986-11-01), Allen et al.
patent: 4688197 (1987-08-01), Novak et al.
patent: 4718039 (1988-01-01), Aichelmann, Jr. et al.
patent: 4720819 (1988-01-01), Pinkham et al.
"TMS4161 65, 536-Bit Multiport Video Ram" Engineering Center Mitsubishi Electronic America, Inc. (Jul. 1983).

Affiliated with

Also associated with

Rating

Dual-port memory with asynchronous control of serial data memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-port memory with asynchronous control of serial data memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-port memory with asynchronous control of serial data memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1200998