Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1983-12-12
1986-04-29
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365156, G11C 1300
Patent
active
045861684
ABSTRACT:
A dual port memory has been provided which allows read and write operations by separate data processors during a read cycle of one of the processors. A method of accomplishing this is provided by shortening the column drive signal to disconnect the column line from the sense amplifier once the sense amplifier has latched the data being read. Write circuitry can then be enabled to write into the memory cell which has just been read by the sense amplifier.
REFERENCES:
patent: 4165540 (1979-08-01), Vinot
Adlhoch Richard H.
Ward James
Barbee Joe E.
Fears Terrell W.
Motorola Inc.
LandOfFree
Dual port memory sense amplifier isolation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual port memory sense amplifier isolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port memory sense amplifier isolation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-145382