Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1992-05-22
1994-06-28
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365 78, 36518912, 36523009, G11C 1154
Patent
active
053253299
ABSTRACT:
A plurality of transfer bit lines each extend longitudinally across a memory array block. Transfer switch circuits are disposed between the transfer bit lines and a serial register. Transfer switch circuits are disposed between the transfer bit lines and a shared sense amplifier circuit. The transfer switch circuits are controlled by internal transfer signals, respectively. Transfer switch circuits are controlled by internal transfer signals, respectively.
REFERENCES:
patent: 4608666 (1986-08-01), Uchida
patent: 4947373 (1990-08-01), Yamaguchi et al.
patent: 4984214 (1991-01-01), Hiltebeitel et al.
patent: 5185724 (1993-02-01), Toda
Fudeyasu Yoshio
Inoue Kazunari
Glembocki Christopher R.
LaRoche Eugene R.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Dual port memory effecting transfer of data between a serial reg does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual port memory effecting transfer of data between a serial reg, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port memory effecting transfer of data between a serial reg will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2381935