Dual-gated semiconductor-on-insulator field effect transistor

Details Dual-gated semiconductor-on-insulator field effect transistor Dual-gated semiconductor-on-insulator field effect transistor

1993-12-07

1994-09-20

Jackson, Jerome

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257401, 257347, H01L 2978, H01L 2701, H01L 2713

Patent

active

053492285

ABSTRACT:
A method for forming a dual-gated Semiconductor-On-Insulator (SOI) field effect transistor for integrated circuits includes the formation of a gate/oxide/channel/oxide/gate stack on top of an insulating layer. The process begins with the formation of a first gate electrode and first oxide layer on an insulating layer. Then, a seed hole in the insulating layer is formed exposing the underlying substrate. This is followed by the epitaxial lateral overgrowth (ELO) of monocrystalline silicon, for example, from the seed hole to on top of the first oxide layer. This monocrystalline layer forms the device channel. A second oxide and second gate electrode layer are then grown and deposited, respectively. Subsequent etch steps employing sidewall spacers are then employed to form a multilayered stack having self-aligned first and second gate electrodes. Sidewall seed holes are then used to epitaxially grow monocrystalline source and drain regions from the channel. In-situ doping can be provided to form a lightly doped source (LDS) and drain (LDD) structure with vertically displaced source and drain contacts.

REFERENCES:
patent: 3872491 (1975-03-01), Hanson et al.
patent: 4115914 (1978-09-01), Harari
patent: 4409727 (1983-10-01), Dalton, Jr. et al.
patent: 4419809 (1983-12-01), Riseman et al.
patent: 4445267 (1984-05-01), De La Moneda et al.
patent: 4467518 (1984-08-01), Bansal et al.
patent: 4574209 (1986-03-01), Lade et al.
patent: 4628589 (1986-12-01), Sundaresan
patent: 4737828 (1988-04-01), Brown
patent: 4882295 (1989-11-01), Czubatyj et al.
patent: 4900690 (1990-02-01), Tamura
patent: 4907041 (1990-03-01), Huang
patent: 4945067 (1990-07-01), Huang
patent: 4980308 (1990-12-01), Hayashi et al.
patent: 4997785 (1991-03-01), Pfiester
patent: 4999314 (1991-03-01), Pribat et al.
patent: 5032529 (1991-07-01), Beitman et al.
patent: 5034797 (1991-07-01), Yamanaka et al.
patent: 5144390 (1992-09-01), Matloubian
patent: 5198379 (1993-03-01), Adan
Ogura et al., "Design and Characteristics of the Lightly Doped Drain-Source (LDD) Insulated Gate FET" IEE Trans. on Elect. Dev. vol. ED-27 No. 8 Aug. 1980 pp. 1359-1367.
Francis Balestra, et al., "Double-Gate Silicon-on-Insulator Transistor with Volume Inversion: A New Device with Greatly Enhanced Performance", IEEE Electron Device Letters, vol. EDL-8, No. 9, Sep. 1987.
A. O. Adan, et al., "Analysis of Submicron Double-Gated Polysilicon MOS Thin Film Transistors", IEEE, IEDM 90, pp. 399-402.
Peter J. Schubert, et al., "Confined Lateral Selective Epitaxial Growth of Silicon for Device Fabrication", IEEE Electron Device Letters, vol. 11, No. 5, May 1990.
R. Bashir, et al., "A Novel Three Dimensional BICMOS Process Using Epitaxial Lateral Overgrowth of Silicon", Custom Integrated Circuits Conference, May 1991.
Peter J. Schubert, et al., "Vertical Bipolar Transistors Fabricated in Local Silicon on Insulator Films Prepared Using Confined Lateral Selective Epitaxial Growth (CLSEG)", IEEE Trans on Elec Dev, vol. 37, No. 11, Nov. 1990.
James W. Siekkinen, et al., "Selective Epitaxial Growth Silicon Bipolar Transistors for Material Characterization", IEEE Transactions on Electron Devices, vol. 35, No. 10, Oct. 1988.
Digh Hisamoto, et al., "A Fully Depleted Lean-Channel Transistor (DELTA)-A novel vertical ultra thin SOI MOSFET-", IEEE 1989, IEDM 89, pp. 833-836.
J. P. Colinge, et al., "Silicon-On-Insulator Gate-All-Around Device", IEEE 1990, IEDM 90, pp. 595-598.
K. Hieda, et al., "Floating-Body Effect Free Concave SOI-MOSFETs (COSMOS)", IEEE 1991, IEDM 91, pp. 667-670.
T. Tanaka, et al., "Analysis of P+ Poly Si Double-Gate Thin-Film SOI MOSFETS", IEEE, 1991, IEDM 91, pp. 683-686.

Affiliated with

Also associated with

Rating

Dual-gated semiconductor-on-insulator field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-gated semiconductor-on-insulator field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-gated semiconductor-on-insulator field effect transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2430156