Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1998-07-02
2000-02-15
Tsai, Jey
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438624, 438626, 438629, 438634, 438637, 438638, 438666, 438667, 438668, 438669, 438672, 438675, H01L 214763
Patent
active
060252596
ABSTRACT:
A method of manufacturing a semiconductor device with multiple dual damascene structures that maintains the maximum density. A first dual damascene structure having a first via and a first trench is formed in a first interlayer dielectric and a first etch stop layer formed on the planarized surface of the first interlayer dielectric. Two layers of interlayer dielectric separated by a second etch stop layer is formed on the surface of the first etch stop layer. A third etch stop layer is formed on the upper layer of interlayer dielectric and a first photoresist layer formed on the third etch stop layer. The photoresist layer is etched having a dimension coinciding with a width dimension of the first via. The third etch stop layer is selectively etched and the first photoresist layer removed and replaced by a second photoresist layer. The second photoresist layer is etched having a dimension coinciding with a width dimension of the first trench. The two layers of interlayer dielectric and the first, second and third etch stop layers are etched to form a second dual damascene structure having a second via and a second trench having the same dimensions as the first dual damascene structure.
REFERENCES:
patent: 5371047 (1994-12-01), Greco et al.
patent: 5578523 (1996-11-01), Fiordalice et al.
patent: 5635423 (1997-06-01), Huang et al.
patent: 5741626 (1998-04-01), Jain et al.
patent: 5759911 (1998-06-01), Cronin et al.
patent: 5877075 (1999-03-01), Dai et al.
patent: 5877076 (1999-03-01), Dai
patent: 5882996 (1999-03-01), Dai
patent: 5904565 (1999-05-01), Nguyen et al.
Scholer Thomas Charles
Steffan Paul J.
Yu Allen S.
Advanced Micro Devices , Inc.
Gurley Lynne A
Nelson H. Donald
Tsai Jey
LandOfFree
Dual damascene process using high selectivity boundary layers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual damascene process using high selectivity boundary layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual damascene process using high selectivity boundary layers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1905550