Active solid-state devices (e.g. – transistors – solid-state diode – Encapsulated – With specified encapsulant
Reexamination Certificate
2001-12-14
2004-12-21
Cuneo, Kamand (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Encapsulated
With specified encapsulant
C257S787000, C257S788000, C257S789000, C257S793000
Reexamination Certificate
active
06833629
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to B-stageable underfill compositions suitable for application to a silicon wafer before singulation. The compositions contain two separately curing chemistries.
BACKGROUND OF THE INVENTION
Microelectronic devices contain millions of electrical circuit components that are electrically connected to each other and electrically connected to and mechanically supported on a carrier or a substrate. The connections are made between electrical terminations on the electronic component and corresponding electrical terminations on the substrate.
One method for making these interconnections uses polymeric or metallic material that is applied in bumps to the component or substrate terminals. The terminals are aligned and contacted together and the resulting assembly is heated to reflow the metallic or polymeric material and solidify the connection.
During its normal service life, the electronic assembly is subjected to cycles of elevated and lowered temperatures. Due to the differences in the coefficient of thermal expansion for the electronic component, the interconnect material, and the substrate, this thermal cycling can stress the components of the assembly and cause it to fail. To prevent failure, the gap between the component and the substrate is filled with a polymeric encapsulant, hereinafter called underfill or underfill encapsulant, to reinforce the interconnect material and to absorb some of the stress of the thermal cycling.
Two prominent uses for underfill technology are for reinforcing packages known in the industry as chip scale packages (CSP), in which a chip package is attached to a substrate and flip-chip packages in which a chip is attached by an array of interconnections to a substrate.
In conventional underfill applications, the underfill dispensing and curing take place after the reflow of the metallic or polymeric interconnect. If the interconnect is a metal solder composition, a fluxing agent initially is applied on the metal terminal pads on the substrate. The semiconductor chip is placed on the fluxed area of the soldering site. The assembly is then heated to allow for reflow of the solder joint, or reflow of the polymeric interconnect. Next, a measured amount of underfill is dispensed along one or more peripheral sides of the electronic assembly and capillary action within the component-to-substrate gap draws the material inward. After the gap is filled, additional underfill encapsulant may be dispensed along the complete assembly periphery to help reduce stress concentrations and prolong the fatigue life of the assembled structure. The underfill encapsulant is subsequently cured to reach its optimized final properties.
In another conventional method, the underfill is dispensed onto the substrate. A bumped chip is placed active-face down on the underfill and the assembly heated to establish the solder or polymeric interconnections and cure the underfill.
Recently, attempts have been made to streamline the process and increase efficiency by placing the underfill encapsulant directly onto the semiconductor wafer before it is diced into individual chips. This procedure, which can be performed via various methods, including screen printing, stencil printing and spin coating, allows for a single application of underfill to a semiconductor wafer, which is later diced into multiple individual chips.
In order to be useful as a wafer level underfill encapsulant, the underfill must have several properties. The material must be easy to apply uniformly on the wafer so that the entire wafer has a consistent coating. During the final attachment of the individual chips to a substrate, the underfill must flow to enable fillet formation, flux the solder bumps if solder was used and provide good adhesion. Whether the interconnection of the chip to the substrate is made with solder or with polymeric material, curing of the underill should occur after the interconnection is formed and should occur rapidly.
Another important property is that the underfill must be able to be solidified after application to the wafer so as not to interfere with the clean dicing of the wafer into individual chips. The solidification of the underfill encapsulant is done by a process called B-staging, which means that the underfill material undergoes an initial heating after its placement on the wafer to result in a smooth, non-tacky coating without residual solvent.
If the starting underfill material is a solid, the solid is dispersed or dissolved in a solvent to form a paste and the paste applied to the wafer. The underfill is then heated to evaporate the solvent, leaving a solid, but uncured, underfill on the wafer. If the starting underfill material is a liquid or paste, the underfill is dispensed onto the wafer and heated to partially cure it to a solid state.
The B-stage heating typically occurs at a temperature lower than 150° C., preferably within the range of about 100° C. to about 150° C. The final curing of the underfill encapsulant must be delayed until after solder fluxing (when solder is the interconnect material) and the forming of the interconnection, which occurs at a temperature of 183° C. in the case of tin-lead eutectic solder.
SUMMARY OF THE INVENTION
This invention is an underfill composition comprising two chemical compositions have curing temperatures or curing temperature ranges sufficiently separated to allow the composition with the lower curing temperature, hereinafter the first composition, to cure without curing the composition with the higher curing temperature, hereinafter the second composition. In practice, the first composition will be cured during a B-staging process, and the second composition will be left uncured until a final cure is desired, such as, at the final attach of a semiconductor chip to a substrate. The fully cured material is cross-linked or polymerized to a sufficiently high molecular weight effective to give it structural integrity.
REFERENCES:
patent: 3746686 (1973-07-01), Marshall et al.
patent: 3985928 (1976-10-01), Watanabe et al.
patent: 4401499 (1983-08-01), Kaneko et al.
patent: 4816531 (1989-03-01), Young
patent: 5081167 (1992-01-01), Jackson
patent: 5082880 (1992-01-01), Kitahara et al.
patent: 5128746 (1992-07-01), Pennisi et al.
patent: 5266662 (1993-11-01), Jakob et al.
patent: 5494981 (1996-02-01), Gorodisher et al.
patent: 5510633 (1996-04-01), Orlowski et al.
patent: 5579573 (1996-12-01), Baker et al.
patent: 5654081 (1997-08-01), Todd
patent: 5728633 (1998-03-01), Jacobs
patent: 5800874 (1998-09-01), Appelt et al.
patent: 6057381 (2000-05-01), Ma et al.
patent: 6063649 (2000-05-01), Yoshino
patent: 6063828 (2000-05-01), Ma et al.
patent: 6107451 (2000-08-01), Fischer et al.
patent: 6187416 (2001-02-01), Satoh et al.
patent: 6194490 (2001-02-01), Roth et al.
patent: 6228678 (2001-05-01), Gilleo et al.
patent: 6307001 (2001-10-01), Musa
patent: 6331446 (2001-12-01), Cook et al.
patent: 6388321 (2002-05-01), Hirai et al.
patent: 6441213 (2002-08-01), Musa et al.
patent: 2001/0000929 (2001-05-01), Gilleo
patent: 2001/0020071 (2001-09-01), Capote et al.
patent: 2002/0013420 (2002-01-01), Wang et al.
patent: 2002/0084019 (2002-07-01), Date et al.
patent: 2002/0128428 (2002-09-01), Gan et al.
patent: 2002/0185222 (2002-12-01), Wigdorski et al.
patent: 2003/0141592 (2003-07-01), Ma et al.
patent: 0123262 (1984-04-01), None
patent: 0 123 262 (1984-10-01), None
patent: 0 553 557 (1993-08-01), None
patent: 0 969 061 (2000-01-01), None
patent: 5565217 (1980-05-01), None
patent: 5718815 (1982-01-01), None
patent: 61237436 (1986-10-01), None
patent: 62275123 (1987-11-01), None
patent: 62-275123 (1987-11-01), None
patent: 11343465 (1999-12-01), None
patent: 200225211 (2001-07-01), None
patent: 2001220556 (2001-08-01), None
patent: 2001220571 (2001-08-01), None
patent: 2001054743 (2001-07-01), None
patent: WO 99/05196 (1999-02-01), None
patent: WO 99/67324 (1999-12-01), None
patent: WO 00/34032 (2000-06-01), None
patent: WO 00/52751 (2000-08-01), None
patent: WO 00/52751 (2000-09-01), None
L. Nguyen, “Sol
Hong Sun Hee
Ma Bodan
Tong Quinn K.
Cennaro Jane E.
Cuneo Kamand
Mitchell James M.
National Starch and Chemical Investment Holding Corporation
LandOfFree
Dual cure B-stageable underfill for wafer level does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual cure B-stageable underfill for wafer level, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual cure B-stageable underfill for wafer level will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3333452