Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1985-06-21
1988-03-15
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365203, G11C 700
Patent
active
047317582
ABSTRACT:
A high access speed memory for the internal storage of data and the addressable input/output transfer of data thereto, the memory comprising means for the dynamic storage of data, means for the static storage of data, and means for transferring data between the dynamic storage means and the static storage means. The intimate interfacing of the static and dynamic memories provides a high access speed pathway to the dynamically stored data while impacting minimally on sense amplification timing and the use of a redundant dynamic memory scheme.
REFERENCES:
patent: 3685020 (1972-08-01), Meade
patent: 4106910 (1978-08-01), Fassbender
patent: 4347587 (1982-08-01), Rao
Keswick Paul D.
Lam Heng-Mun
Advanced Micro Devices , Inc.
Durant Stephen C.
Fears Terrell W.
King Patrick T.
Koval Melissa J.
LandOfFree
Dual array memory with inter-array bi-directional data transfer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual array memory with inter-array bi-directional data transfer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual array memory with inter-array bi-directional data transfer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1930112