Static information storage and retrieval – Read/write circuit – Precharge
Patent
1989-01-31
1990-10-30
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Precharge
36518906, 36518907, G11C 1134
Patent
active
049673955
ABSTRACT:
An amplitude limiting circuit is arranged in a DRAM with (1/2) VCC precharge to equalize an amplitude between a precharge voltage and an "H" level output of each pair of bit lines charged and discharged in an active cycle with an amplitude of the precharge voltage and an "L" level output of each pair of bit lines.
REFERENCES:
patent: 4780850 (1988-10-01), Miyamoto et al.
patent: 4785427 (1988-11-01), Young
patent: 4821237 (1989-04-01), Iwahashi
Furuyama Tohru
Watanabe Yohji
Kabushiki Kaisha Toshiba
Popek Joseph A.
Whitfield Michael A.
LandOfFree
Dram with (1/2)VCC precharge and selectively operable limiting c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dram with (1/2)VCC precharge and selectively operable limiting c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dram with (1/2)VCC precharge and selectively operable limiting c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-279981