DRAM transistor cells with a self-aligned storage electrode cont

Details DRAM transistor cells with a self-aligned storage electrode cont DRAM transistor cells with a self-aligned storage electrode cont

1996-06-21

1999-08-10

Jackson, Jr., Jerome

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257308, 257311, H01L 27108

Patent

active

059362723

ABSTRACT:
A DRAM cell is formed by forming a capped gate line on a substrate, including a gate line insulation layer on the substrate, a gate line on the gate line insulation layer and a gate line cap covering top and sidewall portions of the gate line. Spaced apart source/drain regions are formed in the substrate on opposite sides of the gate line. A dielectric region is formed covering the capped electrode. A storage electrode plug is formed extending from a surface of the dielectric region through the dielectric region and along a first sidewall portion of the gate line cap to contact a first of the source/drain regions. A channel electrode is formed extending from the surface of the dielectric region through the dielectric region and along a second sidewall portion of the gate line cap to contact a second of the source/drain regions. The channel electrode may include a channel line formed on a channel line insulation layer on the dielectric region and having a channel line extension extending through the channel line insulation layer into the dielectric region, and a channel electrode plug extending from the channel line extension to the second source/drain region. Alternatively, the channel electrode includes a channel line formed overlying the second source/drain region and extending to directly contact the second source/drain region. A channel line cap preferably covers top and sidewall portions of the channel line, and a storage electrode formed along a sidewall portion thereof.

REFERENCES:
patent: 3749610 (1973-07-01), Swann et al.
patent: 4985718 (1991-01-01), Ishijima
patent: 5335138 (1994-08-01), Sandhu et al.
patent: 5383088 (1995-01-01), Chapple-Sokol et al.
patent: 5569948 (1996-10-01), Kim

Affiliated with

Also associated with

Rating

DRAM transistor cells with a self-aligned storage electrode cont does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM transistor cells with a self-aligned storage electrode cont, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM transistor cells with a self-aligned storage electrode cont will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1122428