DRAM having self-timed burst refresh mode

Static information storage and retrieval – Read/write circuit – Data refresh

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365236, 365203, G11C 11401, G11C 11406

Patent

active

054306809

ABSTRACT:
Burst refresh mode circuitry is provided for a memory having cells in rows and columns, sense amplifiers and Latch N/Latch P driver circuitry, a RAS buffer, refresh counters, address buffers, row decoders, precharge circuitry producing shorting clocks, and a refresh detector circuit coupled to the Latch P circuitry to provide a restore finished (RF) signal indicative that a refresh cycle is substantially completed. Burst refresh mode entry circuitry detects proper conditions for entering burst refresh mode. An auto-refresh burst refresh mode circuit causes the RAS buffer to generate a new internal RAS signal. Burst refresh mode logic has counters to count the number of rows that have been refreshed. The system self-times the refreshing by responding to the restore finished signal. A delay circuit interposes a short delay for the precharge before another row is automatically refreshed in the burst refresh mode. Battery back-up mode circuitry is partially disabled.

REFERENCES:
patent: 4333167 (1982-06-01), McElroy
patent: 4494222 (1985-01-01), White et al.
patent: 4500974 (1985-02-01), Nagami
patent: 4503525 (1985-03-01), Malik et al.
patent: 4549284 (1985-10-01), Ikuzaki
patent: 4691303 (1987-09-01), Churchward et al.
patent: 4706221 (1987-11-01), Satoh et al.
patent: 4984209 (1991-01-01), Rajaram et al.
patent: 5305274 (1994-04-01), Proebsting
Konishi et al., "A 38 ns 4 Mb DRAM with a Battery Back-up (BBU) Mode", 1990 IEEE International Solid-State Circuits Conference pp. 230-231, 303 (Feb. 16, 1990).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

DRAM having self-timed burst refresh mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM having self-timed burst refresh mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM having self-timed burst refresh mode will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-765727

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.