Semiconductor device manufacturing: process – Making passive device – Trench capacitor
Reexamination Certificate
2000-04-24
2001-12-04
Lee, Eddie (Department: 2815)
Semiconductor device manufacturing: process
Making passive device
Trench capacitor
C438S387000, C438S388000, C438S243000, C438S244000, C438S245000
Reexamination Certificate
active
06326275
ABSTRACT:
FIELD OF THE INVENTION
The field of the invention is integrated circuit processing, in particular circuits containing a DRAM array employing trench capacitors.
BACKGROUND OF THE INVENTION
In DRAMs and embedded DRAMs, the art has constantly sought to decrease the size of the one-transistor one-capacitor cell. Cells that place the transistor on the wall of a trench capacitor have been tried but without success. Among other problems, the transistor is quite leaky, which is unacceptable in DRAMs.
SUMMARY OF THE INVENTION
The invention relates to a method of forming a DRAM cell with an integrated vertical transistor.
A feature of the invention is the deposition of a protective doped poly layer on the trench walls that protects the walls during buried strap formation.
Another feature of the invention is the simultaneous removal of the protective layer and the filler material in the trench, thereby avoiding the need for an extra removal step.
REFERENCES:
patent: 5422294 (1995-06-01), Noble, Jr.
patent: 5593912 (1997-01-01), Rajeevakumar
patent: 5656544 (1997-08-01), Bergendahl et al.
patent: 5844266 (1998-12-01), Stengl et al.
patent: 5877061 (1999-03-01), Halle et al.
patent: 6074909 (2000-06-01), Gruening
patent: 6117726 (2000-09-01), Tsai et al.
patent: 6140175 (2000-10-01), Kleinhenz et al.
patent: 6200851 (2001-03-01), Arnold
patent: 6200873 (2001-03-01), Schrems et al.
patent: 6211006 (2001-04-01), Tsai et al.
patent: 6236079 (2001-05-01), Nitayama eet al.
patent: 6251722 (2001-06-01), Wei et al.
Harrington Jay G.
Horak David V.
Houlihan Kevin M.
Lam Chung Hon
Mih Rebecca D.
Diaz José R
International Business Machines - Corporation
Lee Eddie
Petraske Eric W.
LandOfFree
DRAM cell with vertical CMOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DRAM cell with vertical CMOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM cell with vertical CMOS transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2565011