4. Semiconductor device manufacturing: process
  5. Making passive device
  6. Trench capacitor

Jay G. Harrington

Inventor

Rate now
  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Inventor

active

DRAM cell with vertical CMOS transistor

Semiconductor device manufacturing: process – Making passive device – Trench capacitor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method to create EEPROM memory structures integrated with...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Self-aligned deep trench isolation to shallow trench isolation

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Jay G. Harrington does not yet have a rating. At this time, there are no reviews or comments for this inventor.

If you have personal experience with Jay G. Harrington, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jay G. Harrington will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-P-2117855

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.

Canada

 Charities
 Companies
 MP Candidates
 Patents
 Employee Salary Disclosure

World

 Places of the World
 Scientific Papers

United States

 Banks
 Companies
 Counties
 Patents
 Employee Salary Disclosure