DRAM cell, DRAM and method for fabricating the same

Details DRAM cell, DRAM and method for fabricating the same DRAM cell, DRAM and method for fabricating the same

1998-03-06

2000-04-25

Wilczewski, Mary

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438253, 438396, H01L 218242

Patent

active

060543469

ABSTRACT:
The DRAM cell includes a first transistor, a second transistor, and a capacitor. The first and second transistors each have a gate, a source, and a drain electrode. The gate electrode of the second transistor is connected to one of the source and drain electrodes of the first transistor, and a first electrode of the capacitor is connected to the gate electrode of the second transistor. Also, a second electrode of the capacitor is connected to one of the source and drain electrodes of the second transistor. One of the source and drain electrodes of the second transistor not connected to the second electrode of the capacitor is connected to the gate electrode of the second transistor. Accordingly, the second transistor is on when a logic value of "1" is stored in the gate thereof, and off when a logic value of `0` is stored in the gate thereof. A wordline is connected to the gate electrode of the first transistor, a bitline is connected to the one of the source and drain electrodes of the first transistor not connected to the gate of the second transistor, and a reading line is connected to the second electrode of the capacitor. By applying a voltage corresponding to a logic value to the bitline, and selectively turning on the writing wordline, the logic value on the bitline is stored in the gate electrode of the second transistor. During a reading operation, a reference voltage is applied to the bitline, and a reading voltage is applied to the reading wordline. Then, the first transistor is selectively turned on by applying a voltage to the writing wordline. Based on the fluctuation in the reference voltage applied to the bitline, the logic value stored in the gate of the second transistor is easily determined.

REFERENCES:
patent: 4677589 (1987-06-01), Haskell et al.
patent: 5110754 (1992-05-01), Lowrey et al.
patent: 5142438 (1992-08-01), Reinberg et al.
patent: 5149668 (1992-09-01), Rhodes et al.
patent: 5375086 (1994-12-01), Wahlstrom
patent: 5526305 (1996-06-01), Levi

Affiliated with

Also associated with

Rating

DRAM cell, DRAM and method for fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM cell, DRAM and method for fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM cell, DRAM and method for fabricating the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-992756