Dram cell capacitor fabrication method

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438397, H01L 218242

Patent

active

057892911

ABSTRACT:
A process for fabricating stacked capacitor, DRAM devices, wherein the surface area of the capacitor is significantly increased as a result of sidewall processes, has been developed. The process is highlighted by deposition of polysilicon, to be used for the lower electrode of the stacked capacitor structure, on specific underlying insulator shapes. As a result of the severe underlying insulator topography, a significant portion of the polysilicon forms on the sides of the underlying insulator shapes, creating a significant increase in the lower electrode surface area, which relates to marked increases in capacitance and device signal.

REFERENCES:
patent: 5126280 (1992-06-01), Chan et al.
patent: 5290729 (1994-03-01), Hayashide et al.
patent: 5399518 (1995-03-01), Sim et al.
patent: 5438011 (1995-08-01), Blalock et al.
patent: 5441909 (1995-08-01), Kim
patent: 5565372 (1996-10-01), Kim
patent: 5580811 (1996-12-01), Kim

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dram cell capacitor fabrication method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dram cell capacitor fabrication method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dram cell capacitor fabrication method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1176547

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.