DRAM access transistor

Details DRAM access transistor DRAM access transistor

2001-04-27

2002-12-24

Ho, Hoai (Department: 2818)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C257S302000

Reexamination Certificate

active

06498062

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to dynamic random access memory (DRAM) cells and, in particular, to a novel process for their formation.
BACKGROUND OF THE INVENTION
A dynamic random access memory cell typically comprises a charge storage capacitor (or cell capacitor) coupled to an access device, such as a Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET). The MOSFET functions to apply or remove charge on the capacitor, thus affecting a logical state defined by the stored charge. The amount of charge stored on the capacitor is determined by the electrode (or storage node) area and the interelectrode spacing. The conditions of DRAM operation such as operating voltage, leakage rate and refresh rate, will generally mandate that a certain minimum charge be stored by the capacitor.
In the continuing trend to higher memory capacity, the packing of storage cells must increase, yet each will maintain required capacitance levels. This is a crucial demand of DRAM fabrication technologies if future generations of expanded memory array devices are to be successfully manufactured. Recently, attempts to increase the packing density of cell capacitors and/or to simultaneously reduce the transistor size have been made but with limited results. For example, one approach is reducing the length of a transistor gate electrode formed atop a substrate and a source/drain region, to increase therefore the integration density. Unfortunately, reduction of the threshold voltage and/or the so-called short channel effect such as the punch-through phenomenon are likely to appear. A well-known scaling method is effective to improve the above-mentioned disadvantages. However, this approach increases of the substrate density and requires reduction of the supply voltage, which in turn leads to reduction of the margin concerning the electric noise and fluctuations in the threshold voltage.
Accordingly, there is a need for an improved method of forming MOS semiconductor devices, which permits achieving an increased integration of semiconductor circuitry as well as preventing the occurrence of the short-channel effect.
SUMMARY OF THE INVENTION
The present invention provides a method of forming memory devices, such as DRAM access transistors, having recessed gate structures. Field oxide areas for isolation are first formed over a semiconductor substrate subsequent to which transistor grooves are patterned and etched in a silicon nitride layer. The field oxide areas adjacent to the transistor grooves are then recessed, so that subsequently deposited polysilicon for gate structure formation can be polished relative to adjacent and elevated silicon nitride structures.
These and other advantages and features of the present invention will be more apparent from the detailed description and the accompanying drawings, which illustrate exemplary embodiments of the invention.


REFERENCES:
patent: 4651184 (1987-03-01), Malhi
patent: 4785337 (1988-11-01), Kenney
patent: 4989055 (1991-01-01), Redwine
patent: 5346834 (1994-09-01), Hisamoto et al.
patent: 5349218 (1994-09-01), Tadaki et al.
patent: 5429970 (1995-07-01), Hong
patent: 5489791 (1996-02-01), Arima et al.
patent: 5576227 (1996-11-01), Hsu
patent: 5801417 (1998-09-01), Tsang et al.
patent: 5963838 (1999-10-01), Yamamoto et al.
patent: 6087235 (2000-07-01), Yu
patent: 6236079 (2001-05-01), Nitayama et al.

Affiliated with

Also associated with

Rating

DRAM access transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM access transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM access transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2983801