Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-06-26
2007-06-26
Vu, Hung (Department: 2811)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S301000, C438S305000
Reexamination Certificate
active
10378402
ABSTRACT:
Semiconductor devices and manufacturing methods therefor are disclosed, in which a drain-extended MOS transistor comprises a self-aligned floating region proximate one end of the transistor gate and doped with a first type dopant to reduce channel hot carrier degradation, as well as an oppositely doped first source/drain laterally spaced from the first end of the gate structure in a semiconductor body. The device may further comprise a resurf region doped to a lower concentration than the floating region to facilitate improved breakdown voltage performance. A method of fabricating a drain-extended MOS transistor in a semiconductor device is disclosed, comprising providing first dopants to a floating region in a semiconductor body, which is self-aligned with the first end of a gate structure, and providing second dopants to source/drains of the semiconductor body, wherein the first and second dopants are different.
REFERENCES:
patent: 5406110 (1995-04-01), Kwon et al.
patent: 5501994 (1996-03-01), Mei
patent: 6071768 (2000-06-01), Duvvury et al.
patent: 6160289 (2000-12-01), Kwon et al.
patent: 6160290 (2000-12-01), Pendharkar et al.
patent: 6211552 (2001-04-01), Efland et al.
patent: 6225673 (2001-05-01), Pendharkar et al.
patent: 6404012 (2002-06-01), Takahashi
patent: 6424005 (2002-07-01), Tsai et al.
patent: 6441431 (2002-08-01), Efland et al.
patent: 6468837 (2002-10-01), Pendharkar et al.
patent: 6614089 (2003-09-01), Nakamura et al.
Hao Pinghai
Pan Shanjen
Pendharkar Sameer
Brady III W. James
Garner Jaqueline J.
Telecky, Jr. Frederick J
Texas Instruments Incorporated
Vu Hung
LandOfFree
Drain extended MOS devices with self-aligned floating region... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Drain extended MOS devices with self-aligned floating region..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Drain extended MOS devices with self-aligned floating region... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3810772