Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1997-10-08
2000-08-22
Moise, Emmanuel L.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
326 16, 326 95, G01R 3128
Patent
active
061088056
ABSTRACT:
Several hybrid CMOS circuit configurations that include both static CMOS logic and Domino CMOS logic are described. Each circuit configuration includes two registers that surround the Domino logic to allow that logic to be tested. One of the registers receives an input test vector that can either be loaded directly through a primary set of inputs or by a serial scan chain if the inputs to the register are not directly accessible. The second register is used to latch the results of the test vector application. The contents of this register can then either be read directly through a primary set of outputs if there is no static CMOS logic between the outputs of the register and a primary set of outputs of the circuit, or scanned out of the second register using a serial scan chain. A Domino scan flip-flop is also described that produces significant transistor count reduction over conventional static scan flip-flops. These Domino scan flip-flops can be used in the Domino logic as sequential elements to allow a multiplicity of logic functions to be implemented using Domino logic. These scan flip-flops can then be serially connected either as part of a separate scan chain or integrated into a single scan chain with the registers and any other static scan flip-flops in the circuit. These Domino scan flip flops allow all of the nominal logic to be tested in conjunction with the two registers. A relationship between a Domino clock that is used to drive the Domino logic in a system clock that is used to drive the static CMOS logic is described which ensures that a correct test data is applied and read out from the hybrid circuit.
REFERENCES:
patent: 5260947 (1993-11-01), Posse
patent: 5657239 (1997-08-01), Grodstein et al.
patent: 5798938 (1998-08-01), Heikes et al.
R. H. Krambeck, C. M. Lee and H. Law, "High-Speed Compact Circuits with CMOS", IEEE J. Solid-State Circuits, vol. SC-17, pp. 614-619, Jun. 1982.
J. A. Pretorius, A. S. Shubat and C. A. T. Salama, "Analysis and Design Optimization of Domino CMOS Logic with Application to Standard Cells", IEEE J. Solid-State Circuits, vol. SC-20, No. 2, pp. 523-530, Apr. 1985.
N. F. Goncalves and H. J. De Man, "NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures", IEEE J. Solid-State Circuits, vol. SC-18, No. 3, pp. 261-266, Jun. 1983.
C. M. Lee and E. W. Szeto, "Zipper CMOS", IEEE Circuits and Devices Magazine, pp. 10-16, May 1986.
J. A. Pretorius, A. S. Shubat and C. A. T. Salama, "Latched Domino CMOS Logic ", IEEE J. Solid-State Circuits, vol. SC-21, No. 4, pp. 514-522, Aug. 1986.
K. M. Chu and D. L Pulfrey, "A Comparison of CMOS Circuit Techniques: Differential Cascode Voltage Switch Logic Versus Conventional Logic", IEEE J. Solid-State Circuits, vol. SC-22, No. 4, pp. 528-532, Aug. 1987.
T. A. Grotjohn and B. Hoefflinger, "Sample-Set Differential Logic (SSDL) for Complex High-Speed VLSI", IEEE J. Solid-State Circuits, vol. SC-21, No. 2, pp. 367-369, Apr. 1986.
V. G. Oklobdzija and P. G. Kovijanic, "On Testability of CMOS-Domino Logic", Proc. FTCS, pp. 50-55, 1984.
N. K. Jha, "Testing for Multiple Faults in Domino-CMOS Logic Circuits", IEEE Trans. CAD, vol. 7, No. 1, pp. 109-116, Jan. 1988.
N. Ling and M. Bayoumi, "An Efficient Technique to Improve NORA CMOS Testing", IEEE Trans. on Circuits and Systems, vol. CAS-34, No. 12, pp. 1609-1611, Dec. 1987.
N. Jha and Q. Tong, "Testing of Multiple-Output Domino Logic (MODL) CMOS Circuits,", IEEE J. of Solid-State Circuits, vol. 25, No. 3, pp. 800-805, Jun. 1990.
E. McCluskey, "Logic Design Principles with Emphasis on Testable Semicustom Circuits", Prentice-Hall, pp. 433-447, 1986.
R. Rajsuman, "Digital Hardware Testing: Transistor-Level Fault Modeling and Testing", Artech House, Inc., pp. 38-42 and 67-68, 1992.
K. M. Chu and D. Pulfrey, "Design Procedures for Differential Cascode Voltage Switch Circuits", IEEE J. of Solid-State Circuits, vol. SC-21,No. 6, pp. 1082-1087, Dec. 1986.
Abraham Esaw
LSI Logic Corporation
Moise Emmanuel L.
LandOfFree
Domino scan architecture and domino scan flip-flop for the testi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Domino scan architecture and domino scan flip-flop for the testi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Domino scan architecture and domino scan flip-flop for the testi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-595367