Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-06-06
1998-12-29
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438262, 438268, H01L 218247
Patent
active
058540997
ABSTRACT:
In a method of fabricating a DMOS transistor structure, wherein the DMOS transistor structure includes an active semiconductor substrate region having a tub of N-type conductivity formed therein, the N-type tub being formed over an N.sup.+ buried region, and having an N.sup.+ sinker region formed therein at an edge of the N-type tub, the N.sup.+ sinker region extending from a surface of the N-type tub to the N.sup.+ buried region, a pad oxide layer is formed on the N-tub and on the N.sup.+ sinker region. A composite mask is then formed on the silicon nitride layer, and includes etched openings such that the surface of the periphery of the N-type tub is exposed and the interface between the N-type tub and the N.sup.+ sinker region is exposed. The composite mask is then utilized to form field oxide isolation regions in the semiconductor substrate region at the periphery of the N-type tub and at the interface between the N-type tub and the N.sup.+ sinker region. After removing the composite mask, a P-body mask is formed on the nitride layer. Finally, a metal layer is formed over the structure resulting from the above-defined steps to form metal contacts to the P-body region, the gate contact and the N.sup.+ sinker region.
REFERENCES:
patent: 4317273 (1982-03-01), Guterman et al.
patent: 5171699 (1992-12-01), Hutter et al.
patent: 5348895 (1994-09-01), Smayling et al.
patent: 5589405 (1996-12-01), Contiero et al.
Chaudhari Chandra
National Semiconductor Corporation
LandOfFree
DMOS process module applicable to an E.sup.2 CMOS core process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DMOS process module applicable to an E.sup.2 CMOS core process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DMOS process module applicable to an E.sup.2 CMOS core process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1424010