Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1995-05-04
1998-05-12
Robertson, David L.
Static information storage and retrieval
Magnetic bubbles
Guide structure
395431, 36523004, G06F 1200
Patent
active
057519870
ABSTRACT:
Memory chips with data memory (202), embedded logic (206) and broadcast memory (204) for two modes of operation are disclosed. A first mode of operation is the usual memory mode expected of a data RAM. The second mode of operation allows localized computation and/or processing of the data in data memory (202) by the embedded logic (206) with minimal handshaking with a remote CPU. In a functioning system, the memory chips are organized in a hierarchical manner and include address-associative memory systems.
REFERENCES:
patent: 4122519 (1978-10-01), Bielawski et al.
patent: 4761733 (1988-08-01), McCrocklin et al.
patent: 4783732 (1988-11-01), Morton
patent: 4809169 (1989-02-01), Sfarti et al.
patent: 4896265 (1990-01-01), Fiduccia et al.
patent: 4908795 (1990-03-01), Tsuchiya et al.
patent: 4920482 (1990-04-01), Hasebe et al.
patent: 4980850 (1990-12-01), Morgan
patent: 5031139 (1991-07-01), Sinclair
patent: 5063521 (1991-11-01), Peterson et al.
patent: 5081573 (1992-01-01), Hall et al.
patent: 5081575 (1992-01-01), Hiller et al.
patent: 5113507 (1992-05-01), Jaeckel
patent: 5129077 (1992-07-01), Hillis
patent: 5136691 (1992-08-01), Baror
patent: 5230079 (1993-07-01), Grondalski
"A Routing Model for the NCR GAPP", Jacqueline Signorini, 1988, IEEE, pp. 517-521.
"Mesh-Connected Array Processors with By Pass Capability for Signal/Image Processing", 1988, Kim et al., IEEE, pp. 203-210.
R. Johnson, "`Smart` RAM Pulls Vector Duty", Electronic Engineering Times, Apr. 25, 1988, p. 48.
B. Cushman, "Matrix Crunching With Massive Parrallelism", VLSI Systems Design, Dec. 1988, pp. 19-19, 22, 26-28, 30 and 32.
S. Morton, "Intelligent Memory Chip Competes With Optical Computing", Laser Focus World, Apr. 1989, pp. 163-164.
Aton Thomas J.
Bean Warren L.
Doddington George R.
Harward Mark G.
Mahant-Shetti Shivaling S.
Brady III W. James
Donaldson Richard L.
Garner Jacqueline J.
Robertson David L.
Texas Instruments Incorporated
LandOfFree
Distributed processing memory chip with embedded logic having bo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed processing memory chip with embedded logic having bo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed processing memory chip with embedded logic having bo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-993557