Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2003-08-20
2009-06-23
Elmore, Reba I (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S170000, C711S208000, C711S206000
Reexamination Certificate
active
07552277
ABSTRACT:
A cache memory that may include a content addressable memory, random access memory (CAMRAM) cache and method for managing a cache to reduce cache energy consumption. A cache buffer receives incoming data and buffers a storage array. The cache buffer holds a number of most recently accessed data blocks. In any access, cache buffer locations are checked before checking the storage array.
REFERENCES:
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 5802568 (1998-09-01), Csoppenszky
patent: 6625715 (2003-09-01), Mathews
patent: 2002/0159283 (2002-10-01), Chai et al.
patent: 2004/0010675 (2004-01-01), Moritz
M Zhang and K. Asanovich, Highly Associative Caches for Low-Power Processors, Kool Chips Workshop, 33rd Int'l Symposium on Microarchitecture, , Published in: US.
Juce A. Rivers, Performanceof High-Bandwidth Multi-Lateral Cache Organizations, Apr. 1, 1998, pp. 143-147.
J. A. Rivers et al. “Reducing conflicts in direct-mapped caches with a temporality-based design.” In Proceedings of the 1996 ICPP, pp. 154-163, Aug. 1996.
J. A. Rivers et al. “On effective data supply for multi-issue processors.” In Proceedings of ICCD'97, pp. 519-528, Oct. 1997.
J. A. Rivers et al. “Utilizing reuse information in data cache management.” In Proceedings of ICIS'98, pp. 449-456, 1998.
Edward S. Tam et al. “Evaluating the Performance of Active Cache Management Schemes” Proceedings of the 1998 International Conference on Computer Design, Oct. 1998.
J.A. Rivers et al., “On High-Bandwidth Data Cache Design for Multi-Issue Processors,” Proc. 30th Int'l Symp. Microarchitecture, pp. 46-56, Dec. 1997.
Edward S. Tam et al. “Active Management of Data Caches by Exploiting Reuse Information” IEEE Transactions on Computers, vol. 48, No. 11, pp. 1244-1259, Nov. 1999.
J. A. Rivers, Performance Aspects of High-Bandwidth Multi-Lateral Cache Organizations, Apr. 1, 1998.
J.A. Rivers et al., “Performance Issues in Integrating Temporality-Based Caching” Elsevier, Aug. 26, 1996.
Elmore Reba I
International Business Machines - Corporation
Law Office of Charles W. Peterson, Jr.
Percello, Esq. Louis J.
Verminski, Esq. Brian P.
LandOfFree
Distributed buffer integrated cache memory organization and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed buffer integrated cache memory organization and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed buffer integrated cache memory organization and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4108315