Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1984-10-30
1987-05-05
Moffitt, James W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365 49, 364900, G11C 700
Patent
active
046637427
ABSTRACT:
A directory memory system including a plurality of reconfigurable subarrays of memory cells and having the capability of simultaneously performing write/compare, read/compare, compare/bypass, write/bypass, or write/compare/bypass operations. The present system may be fabricated on a single integrated circuit chip and includes circuitry for selectively writing data into the subarrays. Output data from the subarrays is connected to compare data logic for comparing the subarray data to one or more bytes of compare input data, and to bit select logic for selectively placing the subarray data onto an output bus. Bypass select logic causes either the subarray data or one byte of compare data to be output from the memory system data output port. In one embodiment, two bytes of compare input data can be simultaneously compared with a selected data byte from each of the subarrays, and one byte of compare input data can be bypassed to the data output port during the compare operation. Additionally, data may be written into the subarrays while simultaneously performing the compare or the compare/bypass operation.
REFERENCES:
patent: 3238510 (1966-03-01), Ergott, Jr.
patent: 3471838 (1969-10-01), Ricketts, Jr. et al.
patent: 3685020 (1972-08-01), Meade
patent: 3686640 (1972-08-01), Anderson et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3761881 (1973-09-01), Anderson et al.
patent: 3761898 (1973-09-01), Pao
patent: 3787817 (1974-01-01), Goldberg
patent: 3800289 (1974-03-01), Batcher
patent: 3858187 (1974-12-01), Lighthall et al.
patent: 3906458 (1975-09-01), Ehlers
patent: 3958222 (1976-05-01), Messina et al.
patent: 3967251 (1976-06-01), Levine et al.
patent: 4044338 (1977-08-01), Wolf
patent: 4070657 (1978-01-01), Fett
patent: 4075686 (1978-02-01), Calle et al.
patent: 4087853 (1978-05-01), Kashio
patent: 4136385 (1979-01-01), Gannon et al.
patent: 4138738 (1979-02-01), Drogichen
patent: 4219883 (1980-08-01), Kobayashi et al.
patent: 4222112 (1980-09-01), Clemons et al.
patent: 4238841 (1980-12-01), Clemen et al.
patent: 4241425 (1980-12-01), Cenker et al.
patent: 4268907 (1981-05-01), Porter et al.
patent: 4286173 (1981-08-01), Oka et al.
patent: 4332010 (1982-05-01), Messina et al.
patent: 4460984 (1984-07-01), Knepper
T. A. Williams, "High-Speed Random-Access Memory With Simultaneous Read/Write Operation", IBM Technical Disclosure Bulletin, vol. 17, No. 3, Aug., 1974, pp. 933-934.
J. Perris et al., "Bit Line Constant Current Source Switch for a Read-Only Store", IBM Technical Disclosure Bulletin, vol. 20, No. 11A, Apr. 1978, pp. 4412-4414.
Andersen John E.
Barry Robert L.
Christie Kenneth H.
Shea Dennis J.
Gossage Glenn A.
International Business Machines - Corporation
Lashmit Douglas A.
Moffitt James W.
LandOfFree
Directory memory system having simultaneous write, compare and b does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Directory memory system having simultaneous write, compare and b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Directory memory system having simultaneous write, compare and b will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2402039