Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-07-26
2010-02-23
Verbrugge, Kevin (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S141000
Reexamination Certificate
active
07669013
ABSTRACT:
A method for maintaining cache coherency for a multi-node system using a specialized bridge which allows for fewer forward progress dependencies. A look-up of a local node directory is performed if a request received at a multi-node bridge of the local node is a system request. If a directory entry indicates that data specified in the request has a local owner or local destination, the request is forwarded to the local node. If the local node determines that the request is a local request, a look-up of the local node directory is performed. If the directory entry indicates that data specified in the request has a local owner and local destination, the coherency of the data on the local node is resolved and a transfer of the request data is performed if required. Otherwise, the request is forwarded to all remote nodes in the multi-node system.
REFERENCES:
patent: 6405289 (2002-06-01), Arimilli et al.
patent: 6901485 (2005-05-01), Arimilli et al.
Carpenter Gary Dale
Clark Scott Douglas
Drerup Bernard Charles
Hoover Russell Dean
Johns Charles Ray
International Business Machines - Corporation
Poimboeuf Jill A.
Verbrugge Kevin
Yee & Associates P.C.
LandOfFree
Directory for multi-node coherent bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Directory for multi-node coherent bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Directory for multi-node coherent bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4232057