Direct synthesis of audio clock from a video clock via phase...

Details Direct synthesis of audio clock from a video clock via phase... Direct synthesis of audio clock from a video clock via phase...

2008-11-13

2011-12-20

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

Using delay

C713S400000, C713S500000, C713S501000, C713S600000

Reexamination Certificate

active

08082462

ABSTRACT:
An embodiment of the invention relates to a clock signal generator and a related method to produce a clock signal that is a rational but non-integer submultiple of a reference clock signal by employing a dithered pulse signal and a fractional phase signal. The rational submultiple includes an integer part and a fractional part, the fractional part including a numerator and a denominator. A dithered pulse generator is configured to produce the dithered pulse signal from a count of the reference clock signal that is reset dependent on the integer part, and a fractional phase signal from a count that is incremented by the numerator and that is reset dependent on the denominator. A phase controller is configured to delay the dithered pulse with a delay proportional to the fractional phase to produce the output clock signal. The delay may be calibrated by internal logic.

REFERENCES:
patent: 5528308 (1996-06-01), Alelyunas et al.
patent: 6693468 (2004-02-01), Humphreys et al.
patent: 6779010 (2004-08-01), Humphreys et al.
patent: 7541880 (2009-06-01), Galloway et al.
patent: 7800451 (2010-09-01), Fu et al.
patent: 7826582 (2010-11-01), Kuhns et al.
patent: 2008/0122977 (2008-05-01), Miyamoto
patent: 2008/0129557 (2008-06-01), Kong
patent: 2008/0258835 (2008-10-01), Galloway et al.
patent: 2010/0045395 (2010-02-01), Fu et al.
Roth, Eric Pascal; All-Digital Standard-Cell Based Audio Clock Synthesis; Chapter 4: Phase Shift DCO; Diss. ETH No. 15667; 2004; A Dissertation submitted to the Swiss Federal Institute of Technology Zurich; pp. 49-74.
Gennum; GS4901B/GS4900B; SD Clock and Timing Generator with Genlock; Data Sheet for an ASSP chip; Nov. 2007; pp. 1-2 and 52-56.

Affiliated with

Also associated with

Rating

Direct synthesis of audio clock from a video clock via phase... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct synthesis of audio clock from a video clock via phase..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct synthesis of audio clock from a video clock via phase... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4268504