Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-02-16
2004-06-15
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S382000, C438S384000, C438S385000, C438S561000, C438S564000
Reexamination Certificate
active
06750091
ABSTRACT:
BACKGROUND OF THE INVENTION
1. The Field of the Invention
The present invention relates to vertical diodes and more specifically to vertical diodes with low series resistance formed on a silicon wafer.
2. The Relevant Technology
One of the common trends in the electronics industry is the miniaturization of electronic devices. This trend is especially true for electronic devices operated through the use of semiconductor microchips. Microchips are commonly vie,wed as the brains of most electronic devices. In general, a microchip comprises a small silicon wafer upon which can be built thousands of microscopic electronic devices that are integrally configured to form electronic circuits. The circuits are interconnected in a unique way to perform a desired function.
With the desire to decrease the size of electronic devices, it is also necessary to decrease the size of the microchip and electronic devices thereon. This movement has increased the number and complexity of circuits on a single microchip.
One common type of electronic device found on a microchip is a diode. A diode functions as a type of electrical gate or switch. An ideal diode will allow an electrical current to flow through the diode in one direction but will not allow an electrical current to flow through the diode in the opposite direction. In conventional diodes, however, a small amount of current flows in the opposite direction. This is referred to as current leakage.
Conventional diodes are typically formed from a silicon material that is modified through a doping process. Doping is a process in which ions are implanted within the silicon. There are two general types of dopants: P-type dopants and N-type dopants. P-type dopants are materials that when implanted within the silicon produce regions referred to as holes. These holes can freely accept electrons. In contrast, N-type dopants are materials that when implanted within silicon produce extra electrons. The extra electrons are not tightly bound and thus can easily travel through the silicon. In general, a diode is formed when a material doped with a P-type dopant is connected to a material doped with an N-type dopant.
Conventional diodes are configured by positioning the two opposing doped materials side by side on a microchip. This side by side positioning, however, uses a relatively large amount of surface space on the microchip. As a result, larger microchips are required.
Furthermore, for a diode to operate, each side of the diode must have an electrical connection that either brings electricity to or from the diode. The minimal size of each side of the diode is in part limited in that each side must be large enough to accommodate an electrical connection. Since conventional diodes have a side by side configuration with each side requiring a separate electrical connection, the ability to miniaturize such diodes is limited. In addition, the requirement of having side by side electrical connections on a single diode increases the size and complexity of the microchip.
Attempts have been made to increase the efficiency and current flow rate through a diode so as to speed up the microchip. In one attempt to accomplish this end, one of the sides of the diode is heavily doped and the other side of the diode is lightly doped. The lightly doped side limited the current, and the heavily doped side increased the reverse bias leakage. Thus, such a configuration produces minimal gain.
Other attempts have been made to decrease the resistance in the above discussed diode by increasing the dopant concentration on the lightly doped side of the diode. As the dopant concentration is increased, however, current leakage in the diode increases. In turn, the current leakage decreases the current efficiency and functioning of the microchip.
OBJECTS AND SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide improved diodes and their method of manufacture.
Another object of the present invention is to provide improved diodes that use a minimal amount of surface area on a microchip.
Still another object of the present invention is to provide improved diodes that are easily connected to other electronic devices of an integrated circuit.
Also another object of the present invention is to provide improved diodes having improved current flow and efficiency.
It is another object of the present invention to provide improved diodes having a heavily doped area and a lightly doped area with minimal resistance and current leakage.
Yet another object of the present invention is to provide improved diodes that cain be selectively sized.
Finally, another object of the present invention is to provide improved diodes having a minimal cost.
These and other objects and features of the present invention will become more fully apparent from the following description and appended claims, or may be learned by the practice of the invention as set forth hereinafter.
In order to achieve the above objectives and in accordance with the invention as claimed and broadly described herein, a vertical diode is provided on a silicon wafer. The silicon wafer is doped with a first type of dopant and has an exposed surface. A vertical diode incorporating features of the present invention is manufactured by initially highly doping the exposed surface of the silicon wafer with a second type of dopant to form an active region.
Next, the active region is covered by a refractory metal silicide layer, preferably titanium silicide. The silicide layer has a relatively low resistance and, thus, ultimately decreased the resistance through the vertical diode. An insulation layer, such as silicon dioxide, is then formed over the refractory metal silicide layer. The insulation layer is formed using conventional oxidation deposition processes. A conventional masking and etching process is used to etch a diode trench through the insulation layer so as to expose a portion of the refractory metal silicide layer. The diode trench is defined by an interior surface which contacts the refractory metal silicide layer.
The diode trench is next filled with amorphous silicon which is then lightly doped with the second type of dopant. The amorphous silicon forms a silicon plug within the diode trench. The silicon plug has a bottom portion contacting the refractory metal silicide layer and a top portion separated from the refractory metal silicide layer by the bottom portion. The amorphous silicon is next heated to recrystallize the amorphous silicon into large grain polysilicon. The second portion of the silicon plug, now converted into polysilicon, is then heavily doped with the first type of dopant. The doping is performed by ion implantation followed by a heat treatment, such as RTP, for activation of the dopant. Finally, a metal contact is secured to the top portion of the silicon plug to complete the vertical diode.
Since the diode has a vertical formation, use of the surface area on the silicon microchip is minimized. Furthermore, as there is only one connection point on top of the diode, the diode is easier to connect to other elements and is easier to size.
In one alternative embodiment, a programmable resistor is positioned between the metal contact and the top portion of the silicon plug. The programmable resistor comprises chalcogenide material and barrier materials. One preferred barrier material is titanium nitride. The programmable resistor allows the diode to have memory characteristics.
In yet another alternative embodiment, a second refractory metal silicide layer is formed on the interior surface of the diode trench prior to deposition of the amorphous silicon. This second silicide layer, which is preferably titanium silicide, is used to decrease the resistance through the lightly doped end of the inventive diode.
Formation of the second refractory metal silicide layer is preferably accomplished by initially depositing a layer of sacrificial polysilicon on the interior surface of the diode trench. A blanket layer of titanium or some other refractory metal is then deposited over the polysil
Doan Trung Tri
Gonzalez Fernando
Lowrey Tyler A.
Turi Raymond A.
Wolstenholme Graham R.
Estrada Michelle
Fourson George
Micron Technology
Workman Nydegger
LandOfFree
Diode formation method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Diode formation method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Diode formation method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3356759